XC4VFX12-10SFG363C Xilinx Inc, XC4VFX12-10SFG363C Datasheet - Page 151

• Manufacturer Part Number: XC4VFX12-10SFG363C
• Description: IC FPGA VIRTEX-4 FX 12K 363FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX12-10SFG363C

• Number Of Logic Elements/cells: 12312
• Number Of Labs/clbs: 1368
• Total Ram Bits: 663552
• Number Of I /o: 240
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 363-FBGA, FCBGA
• Package: 363FCBGA
• Family Name: Virtex®-4
• Device Logic Units: 12312
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 240
• Ram Bits: 663552
• For Use With: HW-V4-ML403-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

FIFO Operations
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
Reset
Operating Mode
Status Flags
R
Standard Mode
First Word Fall Through (FWFT) Mode
Empty Flag
Reset is an asynchronous signal to reset all read and write address counters, and must be
asserted to initialize flags after power up. Reset does not clear the memory, nor does it clear
the output register. When reset is asserted High, EMPTY and ALMOST_EMPTY will be set
to 1, FULL and ALMOST_FULL will be reset to 0. The reset signal must be High for at least
three read clock and write clock cycles to ensure all internal states are reset to the correct
values. During RESET, RDEN and WREN must be held Low.
There are two operating modes in FIFO functions. They differ only in output behavior after
the first word is written to a previously empty FIFO.
After the first word is written into an empty FIFO, the Empty flag deasserts synchronously
with RDCLK. After Empty is deasserted Low and RDEN is asserted, the first word will
appear at DO on the rising edge of RDCLK.
After the first word is written into an empty FIFO, it automatically appears at DO without
asserting RDEN. Subsequent Read operations require Empty to be Low and RDEN to be
High.
The Empty flag is synchronous with RDCLK, and is asserted when the last entry in the
FIFO is read. When there are no more valid entries in the FIFO queue, the read pointer will
be frozen. The Empty flag is deasserted at three (in standard mode) or four (in FWFT
mode) read clocks after new data is written into the FIFO.
DO (Standard)
DO (FWFT)
Figure 4-16
EMPTY
RDCLK
RDEN
Figure 4-16: Read Cycle Timing (Standard and FWFT Modes)
illustrates the difference between standard mode and FWFT mode.
www.xilinx.com
Previous Data
W1
W2
W1
W2
W3
FIFO Operations
ug070_4_16_071204
W3
151