IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 232

DSP BUILDER SOFTWARE

IPT-DSPBUILDER

Manufacturer Part Number
IPT-DSPBUILDER
Description
DSP BUILDER SOFTWARE
Manufacturer
Altera
Type
DSPr
Datasheet

Specifications of IPT-DSPBUILDER

Function
DSP Builder
License
Initial License
Software Application
IP CORE, DSP BUILDER
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
Not applicable / Not applicable
2–24
Table 2–36. Multiply Accumulate Block Parameters
DSP Builder Standard Blockset Libraries
Bus Type
Input A [number of bits].[] >= 0
Input A [].[number of bits] >= 0
Input B [number of bits].[] >= 0
Input B [].[number of bits] >= 0
Output Result number of
bits
Pipeline Register
Use Dedicated Multiplier
Circuitry
Accumulator Direction
Use Add/Subtract Port
Use Enable Port
Use Asynchronous Clear
Port
Name
Table 2–35. Multiply Accumulate Block Inputs and Outputs (Part 2 of 2)
Table 2–36
Table 2–37
ena
aclr
y
Signed Integer,
Signed Fractional,
Unsigned Integer
(Parameterizable)
(Parameterizable)
(Parameterizable)
(Parameterizable)
>= 0
(Parameterizable)
None, Data Inputs,
Multiplier Output,
Data Inputs and
Multiplier
AUTO, YES, NO
Add, Subtract
On or Off
On or Off
On or Off
Signal
Value
shows the Multiply Accumulate block parameters.
shows the Multiply Accumulate block I/O formats.
Input
Input
Output
Direction
The number format you want to use for the bus.
Specify the number of data input bits to the left of the binary point for
operand A, including the sign bit.
Specify the number of data input bits to the right of the binary point for
operand A. This option applies only to signed fractional formats.
Specify the number of data input bits to the left of the binary point for
operand B, including the sign bit.
Specify the number of data input bits to the right of the binary point for
operand B. This option applies only to signed fractional formats.
Specify the number of output bits.
Add pipelining to the data inputs, multiplier output, both, or neither.
Select AUTO to automatically implement the functionality in DSP blocks.
Select YES or NO to explicitly enable or disable this option. If your target
device does not support DSP blocks or you select NO, the functionality
implements in logic elements.
Add or subtract the result of the multiplier.
Turn on to use the direction input (addsub).
Turn on to use the clock enable input (ena).
Turn on to use the asynchronous clear input (aclr).
Preliminary
Optional clock enable.
Optional asynchronous clear.
Result.
Description
Description
© June 2010 Altera Corporation
Chapter 2: Arithmetic Library
Multiply Accumulate

Related parts for IPT-DSPBUILDER