IPT-DSPBUILDER Altera, IPT-DSPBUILDER Datasheet - Page 47

• Manufacturer Part Number: IPT-DSPBUILDER
• Description: DSP BUILDER SOFTWARE
• Manufacturer: Altera
• Type: DSPr

Specifications of IPT-DSPBUILDER

• Function: DSP Builder
• License: Initial License
• Software Application: IP CORE, DSP BUILDER
• Core Architecture: FPGA
• Core Sub-architecture: Arria, Cyclone, Stratix
• Supported Families: Arria GX, Arria II GX, Cyclone, Stratix
• Rohs Compliant: NA
• Lead Free Status / RoHS Status: Not applicable / Not applicable

Chapter 3: Design Rules and Procedures
Fixed-Point Notation
Table 3–1. Fixed-Point Notation
Binary Point Location in Signed Binary Fractional Format
© June 2010 Altera Corporation
Single bit integer
(BIT)
Notes to
(1) STD_LOGIC_VECTOR and STD_LOGIC are VHDL signal types defined in the (ieee.std_logic_1164.all and ieee.std_logic_signed.all IEEE
(2) For designs in which unsigned integer signals are used in Simulink, DSP Builder translates the Simulink unsigned bus type with width w into a
Description
library packages).
VHDL signed bus of width w + 1 where the MSB bit is set to 0.
Table
3–1:
[1] where:
Figure 3–1
unsigned binary number formats.
Figure 3–1. Number Format Comparison
For hardware implementation, you must cast Simulink signals into the desired
hardware bus format. Therefore, convert floating-point values to fixed-point values.
This conversion is a critical step for hardware implementation because the number of
bits required to represent a fixed-point value plus the location of the binary point
affects both the hardware resources and the system accuracy.
Choosing a large number of bits gives excellent accuracy—the fixed-point result is
almost identical to the floating-point result—but consumes a large amount of
hardware. You must design for the optimum size and accuracy trade-off. DSP Builder
speeds up your design cycle by enabling simulation with fixed-point and
floating-point signals in the same environment.
The Input block casts floating-point Simulink signals of type double into fixed-point
signals. DSP Builder represents the fixed-point signals in the following signed binary
fractional (SBF) format:
■
[number of bits].[]—represents the number of bits to the left of the binary point
including the sign bit.
graphically compares the signed binary fractional, signed binary, and
the single bit can have values 1 or 0
Notation
Preliminary
A Simulink single bit integer signal maps to
STD_LOGIC
Simulink-to-HDL Translation
DSP Builder Standard Blockset User Guide
(1),
(2)
3–3