EP2AGX190FF35C6N Altera, EP2AGX190FF35C6N Datasheet - Page 416
EP2AGX190FF35C6N
Manufacturer Part Number
EP2AGX190FF35C6N
Description
IC ARRIA II GX 190K 1152FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX190FF35C6N.pdf
(306 pages)
Specifications of EP2AGX190FF35C6N
Number Of Logic Elements/cells
181165
Number Of Labs/clbs
7612
Total Ram Bits
9939
Number Of I /o
612
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
190300
# I/os (max)
612
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
190300
Ram Bits
10380902.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX190FF35C6N PDF datasheet #6
- Current page: 416 of 692
- Download datasheet (22Mb)
1–30
Figure 1–31. Word Aligner
Arria II Device Handbook Volume 2: Transceivers
rx_enapatternalign
rx_revbitorderwa
rx_invpolarity
rx_a1a2size
Receiver PCS
rx_datain
rx_bitslip
f
1
This section describes the receiver PCS modules, which consist of the word aligner,
deskew FIFO, rate-match FIFO, 8B/10B decoder, byte deserializer, byte ordering, and
RX phase compensation FIFO.
The rx_digitalreset signal resets all modules in the receiver PCS block.
For more information about this signal, refer to the
Arria II Devices
Word Aligner
The word aligner receives parallel data from the deserializer and restores the word
boundary based on a pre-defined alignment pattern that must be received during link
synchronization.
Serial protocols such as GIGE, PCIe, Serial RapidIO, SONET/SDH, and XAUI specify
a standard word alignment pattern. The Arria II GX and GZ transceiver architecture
allows you to select a custom word alignment pattern specific to your implementation
if you use proprietary protocols.
Figure 1–31
In addition to restoring word boundaries, the word aligner also implements the
following features:
■
Programmable run length violation detection—This feature is available in all
functional modes. It detects consecutive 1s or 0s in the data stream. If a preset
maximum number of consecutive 1s or 0s is detected, the run length violation
status signal (rx_rlv) is asserted. This signal has lower latency when compared
with the parallel data on the rx_dataout port.
The rx_rlv signal in each channel is clocked by its parallel recovered clock and is
asserted for a minimum of two recovered clock cycles to ensure that the FPGA
fabric clock can latch the rx_rlv signal reliably because the FPGA fabric clock
might have phase differences, PPM differences (in asynchronous systems), or
both, with the recovered clock.
Receiver
Inversion
Polarity
shows the word aligner block diagram.
chapter.
Run Length Violation
Synchronization
Bit Slip Circuitry
State Machine
Alignment
Manual
Receiver
Reversal
Chapter 1: Transceiver Architecture in Arria II Devices
Bit
Word Aligner
Reset Control and Power Down in
December 2010 Altera Corporation
Data to Deskew FIFO
rx_bitslipboundaryselectout
rx_rlv
rx_syncstatus
rx_patterndetect
Receiver Channel Datapath
Related parts for EP2AGX190FF35C6N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: