EP2AGX190FF35C6N Altera, EP2AGX190FF35C6N Datasheet - Page 483

no-image

EP2AGX190FF35C6N

Manufacturer Part Number
EP2AGX190FF35C6N
Description
IC ARRIA II GX 190K 1152FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX190FF35C6N

Number Of Logic Elements/cells
181165
Number Of Labs/clbs
7612
Total Ram Bits
9939
Number Of I /o
612
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
190300
# I/os (max)
612
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
190300
Ram Bits
10380902.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX190FF35C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX190FF35C6N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX190FF35C6N
0
Chapter 1: Transceiver Architecture in Arria II Devices
Transceiver Port List
Table 1–26. ALTGX Megafunction Rate Match (Clock Rate Compensation) FIFO Ports for Arria II Devices (Part 2 of 2)
Table 1–27. ALTGX Megafunction 8B/10B Decoder Ports for Arria II Devices
December 2010 Altera Corporation
rx_rmfifoempty
rx_rmfifofull
rx_ctrldetect
rx_disperr
rx_errdetect
rx_runningdisp
Port Name
Port Name
Table 1–27
megafunction. These ports are 1-bit wide with 8-bit channel width and 2-bit wide
with 16-bit channel width.
Input/Output
Input/Output
Output
Output
Output
Output
Output
Output
lists the 8B/10B decoder port names and descriptions for the ALTGX
Receiver control code indicator.
A high level indicates that the associated received code group is a control
(/Kx.y/) code group. A low level indicates that the associated received code
group is a data (/Dx.y/) code group.
8B/10B disparity error indicator port.
A high level indicates that a disparity error was detected on the associated
received code group.
8B/10B code group violation or disparity error indicator.
A high level indicates that a code group violation or disparity error was detected
on the associated received code group. Use with the rx_disperr signal to
differentiate between a code group violation and/or a disparity error as follows:
[rx_errdetect: rx_disperr]
2’b00—no error
2’b10—code group violation
2’b11—disparity error or both
8B/10B running disparity indicator.
A high level indicates that data on the rx_dataout port was received with a
negative running disparity. A low level indicates that data on the rx_dataout
port was received with a positive running disparity.
Asynchronous rate match FIFO empty status indicator. A high level indicates
that the rate match FIFO is empty.
This signal is driven for a minimum of two recovered clock cycles in
configurations without byte serializer and a minimum of three recovered clock
cycles in configurations with byte serializer. You must then assert the
rx_digitalreset signal to reset this signal.
Asynchronous rate match FIFO full status indicator. A high level indicates that
the rate match FIFO is full.
This signal is driven for a minimum of two recovered clock cycles in
configurations without byte serializer and a minimum of three recovered clock
cycles in configurations with byte serializer. You must then assert the
rx_digitalreset signal to reset this signal.
Description
Description
Arria II Device Handbook Volume 2: Transceivers
1–97

Related parts for EP2AGX190FF35C6N