M30624FGNGP#D5 Renesas Electronics America, M30624FGNGP#D5 Datasheet - Page 204

IC M16C MCU FLASH 256K 100LQFP

M30624FGNGP#D5

Manufacturer Part Number
M30624FGNGP#D5
Description
IC M16C MCU FLASH 256K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet

Specifications of M30624FGNGP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 18x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP U3
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M30624FGNGP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
CPU Rewrite Mode (Flash Memory Version)
Figure 1.29.5. Lock bit program flowchart
Erase All Unlock Blocks Command (A7
Lock Bit Program Command (77
By writing the command code “A7
in the second bus cycle that follows, the system starts erasing blocks successively.
Whether the erase all unlock blocks command is terminated can be confirmed by reading the status
register or the flash memory control register 0, in the same way as for block erase. Also, the status
register can be read out to know the result of the auto erase operation.
When the lock bit disable select bit of the flash memory control register 0 = 1, all blocks are erased no
matter how the lock bit is set. On the other hand, when the lock bit disable select bit = 0, the function of
the lock bit is effective and only nonlocked blocks (where lock bit data = 1) are erased.
By writing the command code “77
in the second bus cycle that follows to the block address of a flash memory block, the system sets the
lock bit for the specified block to 0 (locked). Make an address in the first bus cycle same as an address
to block by the second bus cycle.
Figure 1.29.5 shows an example of a lock bit program flowchart. The status of the lock bit (lock bit
data) can be read out by a read lock bit status command.
Whether the lock bit program command is terminated can be confirmed by reading the status register
or the flash memory control register 0, in the same way as for page program.
For details about the function of the lock bit and how to reset the lock bit, refer to the section where the
data protect function is detailed.
Lock bit program
block address
Status register
Write 77
Write D0
SR4 = 0?
completed
RY/BY=1?
SR7=1?
Start
read
or
YES
YES
16
16
NO
NO
16
16
16
/D0
” in the first bus cycle and the confirmation command code “D0
” in the first bus cycle and the confirmation command code “D0
Lock bit program in
16
16
)
(Set an address to even address in the user
ROM area when reading the status register)
/D0
error
16
)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M16C / 62N Group
Mitsubishi microcomputers
16
16
201

Related parts for M30624FGNGP#D5