M30624FGNGP#D5 Renesas Electronics America, M30624FGNGP#D5 Datasheet - Page 70

IC M16C MCU FLASH 256K 100LQFP

M30624FGNGP#D5

Manufacturer Part Number
M30624FGNGP#D5
Description
IC M16C MCU FLASH 256K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet

Specifications of M30624FGNGP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 18x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP U3
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M30624FGNGP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Precautions for Interrupts
Precautions for Interrupts
(1) Reading address 00000
(2) Setting the stack pointer
(3) The NMI interrupt
(4) External interrupt
(5) Watchdog timer interrupt
• When maskable interrupt is occurred, CPU reads the interrupt information (the interrupt number and
• The value of the stack pointer immediately after reset is initialized to 0000
•The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if
• The NMI pin also serves as P8
• Do not attempt to go into stop mode with the input to the NMI pin being in the “L” state. With the input to
• Do not attempt to go into wait mode with the input to the NMI pin being in the “L” state. With the input to
• Signals input to the NMI pin require “L” level and “H” level of 2 clock +300ns or more, from the operation
• Either an “L” level or an “H” level of at least 250 ns width is necessary for the signal input to pins INT
• When the polarity of the INT
• Write to the watchdog timer start register after the watchdog timer interrupt occurs (initialize watchdog
interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 00000
Even if the address 00000
source request bit. Therefore interrupt can be canceled and unexpected interrupt can occur.
Do not read address 00000
before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in
the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack
pointer at the beginning of a program. Concerning the first instruction immediately after reset, generat-
ing any interrupts including the NMI interrupt is prohibited.
unused. Be sure to work on it.
allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time
when the NMI interrupt is input.
the NMI being in the “L” state, the CM10 is fixed to “0”, so attempting to go into stop mode is turned
down.
the NMI pin being in the “L” state, the CPU stops but the oscillation does not stop, so no power is saved.
In this instance, the CPU is returned to the normal state by a later interrupt.
clock of the CPU.
through INT
interrupt numbers 8 to 9 is changed, the interrupt request bit is sometimes set to “1”. After these
changes were made, set the interrupt request bit to “0”. Figure 1.12.13 shows the procedure for chang-
ing the INT interrupt generate factor.
timer).
_______
_______
_______
_______
_______
______
________
_______
5
regardless of the CPU operation clock.
_______
________
16
16
0
is read out by software, “0” is set to the enabled highest priority interrupt
by software.
to INT
16
_______
5
, which is exclusively input. Reading the contents of the P8 register
________
5
pins is changed or the interrupt request cause of the software
_______
_______
_______
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
_______
16
will then be set to “0”.
16
. Accepting an interrupt
M16C / 62N Group
Mitsubishi microcomputers
________
0
67

Related parts for M30624FGNGP#D5