M30624FGNGP#D5 Renesas Electronics America, M30624FGNGP#D5 Datasheet - Page 45

IC M16C MCU FLASH 256K 100LQFP

M30624FGNGP#D5

Manufacturer Part Number
M30624FGNGP#D5
Description
IC M16C MCU FLASH 256K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet

Specifications of M30624FGNGP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 18x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP U3
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M30624FGNGP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Clock Generating Circuit
42
Figure 1.11.4. Clock control registers 0 and 1
Figure 1.11.4 shows the system clock control registers 0 and 1.
System clock control register 0 (Note 1)
b7
b7
System clock control register 1 (Note 1)
Note 1: Set bit 0 of the protect register (address 000A
Note 2: This bit changes to “1” when shifting from high-speed/medium-speed mode to stop mode, shifting to low power dissipation
Note 3: Can be selected when bit 6 of the system clock control register 0 (address 0006
Note 4: If this bit is set to “1”, X
Note 1: Set bit 0 of the protect register (address 000A
Note 2: Changes to “1” when the port X
Note 3: When entering low power dissipation mode, main clock stops by using this bit. To stop the main clock, when the sub clock
Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.
Note 5: If this bit is set to “1”, X
Note 6: Set port X
Note 7: This bit changes to “1” when shifting from high-speed/medium-speed mode to stop mode, shifting to low power dissipation
Note 8: f
Note 9: When the X
Note10: The X
b6
b6
b5
b5
mode and at a reset. When shifting from high-speed/medium-speed mode to low-speed mode, the value before high-speed/
medium-speed mode is retained.
(“H”) via the feedback resistor.
both bits at the same time. And also, set the main clock stop bit (CM05) to “0” and stabilize the main clock oscillating before
setting this bit from “1” to “0”.
mode and at a reset. When shifting from high-speed/medium-speed mode to
medium-speed mode is retained.
oscillation is stable, set system clock select bit (CM07) to “1” before setting this bit to “1”. The main clock division select bit 0
(CM06) and the X
C32
b4
b4
0
is not included.
b3
b3
0
CIN
b2
b2
0
-X
C
CIN
select bit (CM04) to “1” and stabilize the sub-clock oscillating before setting this bit from “0” to “1”. Do not write to
COUT
b1
b1
0
/X
b0
b0
COUT
drive capacity select bit changes to “1” when this bit is set to “0”.
IN
Bit symbol
-X
Bit symbol
Do not set to
OUT
is used, set ports P8
Reserved bit
Reserved bit
OUT
Reserved bit
Reserved bit
OUT
CM01
CM02
CM03
CM04
CM05
CM06
CM07
CM10
CM15
CM16
CM17
CM00
Symbol
CM0
Symbol
CM1
drive capacity select bit (CM15) change to “1” when this bit is set to “1”.
turns “H”, and the built-in feedback resistor is cut off. X
turns “H”. The built-in feedback resistor remains being connected, so X
C
select bit (CM04) is set to “0”, shiffing to stop mode and at a reset.
“1”
Main clock division
select bit 1 (Note 3)
Clock output function
select bit
(Valid only in single-chip
mode)
WAIT peripheral function
clock stop bit
X
select bit (Note 2)
Port X
(Note 10)
Main clock (X
stop bit (Note 3, 4, 5)
Main clock division select
bit 0 (Note 7)
System clock select bit
(Note 6)
All clock stop control bit
(Note4)
X
select bit (Note 2)
CIN
IN
when using low-speed or low power dissipation mode.
-X
-X
OUT
C
COUT
select bit
Bit name
Bit name
6
drive capacity
and P8
16
16
drive capacity
Address
Address
) to “1” before writing to this register.
IN
) to “1” before writing to this register.
0006
0007
-X
OUT
7
as the input ports without pull-up.
16
16
)
When reset
When reset
0 : Do not stop peripheral function clock in wait mode
1 : Stop peripheral function clock in wait mode (Note 8)
0 : LOW
1 : HIGH
b1 b0
0 0 : I/O port P5
0 1 : f
1 0 : f
1 1 : f
0 : I/O port
1 : X
0 : On
1 : Off
0 : CM16 and CM17 valid
1 : Division by 8 mode
0 : X
1 : X
0 : Clock on
1 : All clocks off (stop mode)
b7 b6
0 0 : No division mode
0 1 : Division by 2 mode
1 0 : Division by 4 mode
1 1 : Division by 16 mode
Must always be set to
Must always be set to
Must always be set to
Must always be set to
0 : LOW
1 : HIGH
48
20
CIN
IN
CIN
16
C
8
32
16
, X
output
output
-X
, X
output
OUT
COUT
COUT
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
low-speed
generation (Note 9)
7
16
) is “0”. If “1”, division mode is fixed at 8.
CIN
and X
“0”
“0”
“0”
“0”
Function
Function
mode, the value before high-speed/
COUT
turn high-impedance state.
IN
turns pulled up to X
M16C / 62N Group
Mitsubishi microcomputers
R
R
OUT
W
W

Related parts for M30624FGNGP#D5