M30624FGNGP#D5 Renesas Electronics America, M30624FGNGP#D5 Datasheet - Page 39

IC M16C MCU FLASH 256K 100LQFP

M30624FGNGP#D5

Manufacturer Part Number
M30624FGNGP#D5
Description
IC M16C MCU FLASH 256K 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet

Specifications of M30624FGNGP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 18x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP U3
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M30624FGNGP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGNGP#D5M30624FGNGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Bus Control
36
Figure 1.10.5. Bus-using priorities
Table 1.10.6. Microcomputer status in hold state
Table 1.10.7. External bus status when the internal area is accessed
__________
(6) Hold signal
Oscillation
R/W signal, address bus, data bus, CS, BHE
Programmable I/O ports
HLDA
Internal peripheral circuits
ALE signal
(7) External bus status when the internal area is accessed
Item
Address bus
Data bus
RD, WR, WRL, WRH
BHE
CS
ALE
The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting “L” to
the HOLD pin places the microcomputer in the hold state at the end of the current bus access. This status
is maintained and “L” is output from the HLDA pin as long as “L” is input to the HOLD pin. Table 1.10.6
shows the microcomputer status in the hold state.
Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence.
Table 1.10.7 shows the external bus status when the internal area is accessed.
___
__________
When read
When write
Item
SFR accessed
Address output
Floating
Output data
RD, WR, WRL, WRH output
BHE output
Output “H”
Output “L”
P0, P1, P2, P3, P4, P5
P6, P7, P8, P9, P10
__________
_____
__________
HOLD > DMAC > CPU
_______
__________
ON
Floating
Floating
Maintains status when hold signal is received
Output “L”
ON (but watchdog timer stops)
Undefined
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Internal ROM/RAM accessed
Maintain status before accessed
address of external area
Floating
Undefined
Output “H”
Maintain status before accessed
status of external area
Output “H”
Output “L”
Status
__________
M16C / 62N Group
Mitsubishi microcomputers

Related parts for M30624FGNGP#D5