HD6477021X20V Renesas Electronics America, HD6477021X20V Datasheet - Page 335

• Manufacturer Part Number: HD6477021X20V
• Description: MCU 5V 32K PB-FREE 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7020r

Specifications of HD6477021X20V

• Core Processor: SH-1
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: EBI/EMI, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -

11.3.2
If TPC output is enabled, next data register (NDRA/NDRB) contents are transferred to the data
register (PBDR) and output when the selected compare-match occurs. Figure 11.3 shows the
timing of these operations. The example is of ordinary output upon compare match A with groups
2 and 3.
11.3.3
Settings for Ordinary TPC Output (figure 11.4):
1. Select GRA as the output compare register (output disable) with the timer I/O control register
2. Set the TPC output trigger cycle.
3. Select the counter clock with the TPSC2–TPSC0 bits of the timer control register (TCR).
4. Set the timer interrupt enable register (TIER) to enable IMIA interrupts. Transfers to the NDR
5. Set the initial output value in the I/O port data register to be used by TPC.
6. Set the I/O port control register to be used by TPC as the TP pin function (11).
(TIOR).
Select the counter clear sources with the CCLR1 and CCLR0 bits.
can also be set using the DMAC.
TP15–TP8
Compare
match A
NDRB
PBDR
TCNT
signal
GRA
Output Timing
Examples of Use of Ordinary TPC Output
CK
Figure 11.3 Transfer and Output Timing for NDR Data
m
m
N
N
n
N + 1
n
n
RENESAS 317