HD6477021X20V Renesas Electronics America, HD6477021X20V Datasheet - Page 370

• Manufacturer Part Number: HD6477021X20V
• Description: MCU 5V 32K PB-FREE 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7020r

Specifications of HD6477021X20V

• Core Processor: SH-1
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: EBI/EMI, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Data Converters: -

•
Bit 4: FER
0
1
•
Bit 3: PER
0
1
Bit 4 (framing error (FER)): FER indicates that data reception ended abnormally due to a
framing error in the asynchronous mode.
Bit 3 (parity error (PER)): PER indicates that data reception (with parity) ended abnormally
due to a parity error in the asynchronous mode.
Description
Receiving is in progress or has ended normally. Clearing the RE bit to 0 in the
serial control register does not affect the FER bit, which retains its previous
value (initial value).
FER is cleared to 0 when:
• The chip is reset or enters standby mode
• Software reads FER after it has been set to 1, then writes 0 in FER
A receive framing error occurred. When the stop bit length is two bits, only the
first bit is checked. The second stop bit is not checked. When a framing error
occurs, the SCI transfers the receive data into the RDR but does not set RDRF.
Serial receiving cannot continue while FER is set to 1. In the clocked
synchronous mode, serial transmitting is also disabled.
FER is set to 1 if the stop bit at the end of receive data is checked and found to
be 0.
Description
Receiving is in progress or has ended normally. Clearing the RE bit to 0 in the
serial control register does not affect the PER bit, which retains its previous
value (initial value).
PER is cleared to 0 when:
• The chip is reset or enters standby mode
• Software reads PER after it has been set to 1, then writes 0 in PER
A receive parity error occurred. When a parity error occurs, the SCI transfers the
receive data into the RDR but does not set RDRF. Serial receiving cannot
continue while PER is set to 1. In the clocked synchronous mode, serial
transmitting is also disabled.
PER is set to 1 if the number of 1s in receive data, including the parity bit, does
not match the even or odd parity setting of the parity mode bit (O/E) in the serial
mode register (SMR).
RENESAS 353