FDC37C935-QS Standard Microsystems (SMSC), FDC37C935-QS Datasheet - Page 159

no-image

FDC37C935-QS

Manufacturer Part Number
FDC37C935-QS
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of FDC37C935-QS

Lead Free Status / RoHS Status
Supplier Unconfirmed
GP13
Default = 0x01
GP14
Default = 0x01
GP15
Default = 0x01
NAME
Table 74 - Auxilliary I/O, Logical Device 8 [Logical Device Number = 0x08]
REG INDEX
0xE3
0xE4
0xE5
General Purpose I/0 bit 1.3
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Int En
=1 Enable Combined IRQ
=0 Disable Combined IRQ
Bit[3] Alt Func : Power LED or IRTX output
=1 Select alternate function
=0 Select basic I/O function
(IRTX - if bit-6 of the IR Options Register is set)
Bits[7:4] Reserved = 0000
General Purpose I/0 bit 1.4
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Int En
=1 Enable Combined IRQ
=0 Disable Combined IRQ
Bit[3] Alt Func: General Purpose Address Decode
(Active Low) Decodes two address bytes
=1 Select alternate function
=0 Select basic I/O function
Bits[7:4] Reserved = 0000
General Purpose I/0 bit 1.5
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Int En
=1 Enable Combined IRQ
=0 Disable Combined IRQ
Bit[3] Alt Func: Gen. Purpose Write Strobe (Active
Low)
=1 Select alternate function
=0 Select basic I/O function
Bits[7:4] Reserved = 0000
159
DEFINITION
STATE
C
C
C

Related parts for FDC37C935-QS