MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 409

• Manufacturer Part Number: MC9S12XDP512CAL
• Manufacturer: Freescale

Specifications of MC9S12XDP512CAL

• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 40MHz
• Interface Type: CAN/I2C/SCI/SPI
• Total Internal Ram Size: 32KB
• # I/os (max): 91
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/3.15V
• On-chip Adc: 2(16-chx10-bit)
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 112
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

9.4
This section provides a complete functional description of the IICV2.
9.4.1
The IIC bus system uses a serial data line (SDA) and a serial clock line (SCL) for data transfer. All devices
connected to it must have open drain or open collector outputs. Logic AND function is exercised on both
lines with external pull-up resistors. The value of these resistors is system dependent.
Normally, a standard communication is composed of four parts: START signal, slave address transmission,
data transfer and STOP signal. They are described briefly in the following sections and illustrated in
Figure
9.4.1.1
When the bus is free, i.e. no master device is engaging the bus (both SCL and SDA lines are at logical
high), a master may initiate communication by sending a START signal.As shown in
signal is defined as a high-to-low transition of SDA while SCL is high. This signal denotes the beginning
of a new data transfer (each data transfer may contain several bytes of data) and brings all slaves out of
their idle states.
Freescale Semiconductor
9-9.
SDA
SCL
SDA
SCL
Signal
Signal
Start
Start
Functional Description
I-Bus Protocol
START Signal
MSB
MSB
AD7 AD6 AD5 AD4 AD3 AD2 AD1 R/W
AD7 AD6 AD5 AD4 AD3 AD2 AD1 R/W
1
1
2
2
Calling Address
Calling Address
3
3
4
4
5
5
Figure 9-9. IIC-Bus Transmission Signals
6
6
MC9S12XDP512 Data Sheet, Rev. 2.21
7
7
Read/
Write
Read/
Write
LSB
LSB
8
8
Ack
Ack
Bit
9
Bit
9
XX
Repeated
XXX
Signal
Start
MSB
MSB
AD7 AD6 AD5 AD4 AD3 AD2 AD1 R/W
D7
Chapter 9 Inter-Integrated Circuit (IICV2) Block Description
1
1
D6
2
2
New Calling Address
D5
3
3
Data Byte
D4
4
4
D3
5
5
D2
6
6
D1
7
7
Figure
Read/
Write
LSB
LSB
D0
8
8
Ack
No
Bit
Ack
9
No
9
Bit
9-9, a START
Signal
Stop
Signal
Stop
409