MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 577

MC9S12XDP512CAL

Manufacturer Part Number
MC9S12XDP512CAL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512CAL

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
91
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(16-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
112
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
1 928
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCA
Quantity:
2 246
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
Part Number:
MC9S12XDP512CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
15.3.2.3
Register Global Address 0x7FFF07
Read: All modes through BDM operation when not secured
Write: All modes through BDM operation when not secured
When entering background debug mode, the BDM CCR HIGH holding register is used to save the high
byte of the condition code register of the user’s program. The BDM CCR HIGH holding register can be
written to modify the CCR value.
15.3.2.4
Register Global Address 0x7FFF08
Read: All modes through BDM operation when not secured
Write: All modes through BDM operation when not secured
15.3.3
The family ID is a 8-bit value located in the firmware ROM (at global address: 0x7FFF0F). The read-only
value is a unique family ID which is 0xC1 for S12X devices.
Freescale Semiconductor
BGP[6:0]
Reset
Reset
BGAE
Field
6–0
7
W
W
R
R
BGAE
Family ID Assignment
BDM Global Page Access Enable Bit — BGAE enables global page access for BDM hardware and firmware
read/write instructions The BDM hardware commands used to access the BDM registers (READ_BD_ and
WRITE_BD_) can not be used for global accesses even if the BGAE bit is set.
0 BDM Global Access disabled
1 BDM Global Access enabled
BDM Global Page Index Bits 6–0 — These bits define the extended address bits from 22 to 16. For more
detailed information regarding the global page window scheme, please refer to the S12X_MMC Block Guide.
BDM CCR HIGH Holding Register (BDMCCRH)
BDM Global Page Index Register (BDMGPR)
7
0
0
7
0
= Unimplemented or Reserved
Figure 15-5. BDM CCR HIGH Holding Register (BDMCCRH)
BGP6
0
0
6
0
6
Figure 15-6. BDM Global Page Register (BDMGPR)
Table 15-4. BDMGPR Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
BGP5
0
0
5
0
5
BGP4
0
0
4
0
4
Description
BGP3
0
0
3
0
3
Chapter 15 Background Debug Module (S12XBDMV2)
CCR10
BGP2
2
0
2
0
CCR9
BGP1
0
1
0
1
CCR8
BGP0
0
0
0
0
577

Related parts for MC9S12XDP512CAL