MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 715

• Manufacturer Part Number: MC9S12XDP512CAL
• Manufacturer: Freescale

Specifications of MC9S12XDP512CAL

• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 40MHz
• Interface Type: CAN/I2C/SCI/SPI
• Total Internal Ram Size: 32KB
• # I/os (max): 91
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/3.15V
• On-chip Adc: 2(16-chx10-bit)
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 112
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

19.4.2.2
Comparators B and D feature SZ and SZE control bits. If SZE is clear, then the comparator address match
qualification functions the same as for comparators A and C.
If the SZE bit is set the access size (word or byte) is compared with the SZ bit value such that only the
specified type of access causes a match. Thus, if configured for a byte access of a particular address, a word
access covering the same address does not lead to match.
19.4.2.3
When using the AB comparator pair for a range comparison, the data bus can also be used for qualification
by using the comparator A data and data mask registers. Furthermore the DBGACTL RW and RWE bits
can be used to qualify the range comparison on either a read or a write access. The corresponding
DBGBCTL bits are ignored. Similarly when using the CD comparator pair for a range comparison, the
data bus can also be used for qualification by using the comparator C data and data mask registers.
Furthermore the DBGCCTL RW and RWE bits can be used to qualify the range comparison on either a
read or a write access if tagging is not selected. The corresponding DBGDCTL bits are ignored. The SZE
and SZ control bits are ignored in range mode. The comparator A and C TAG bits are used to tag range
comparisons for the AB and CD ranges respectively. The comparator B and D TAG bits are ignored in
range modes. In order for a range comparison using comparators A and B, both COMPEA and COMPEB
must be set; to disable range comparisons both must be cleared. Similarly for a range CD comparison, both
COMPEC and COMPED must be set. If a range mode is selected SRCA and SRCB must select the same
source (S12X or XGATE). Similarly SRCC and SRCD must select the same source. When configured for
range comparisons and tagging, the ranges are accurate only to word boundaries.
19.4.2.3.1
In the inside range comparator mode, either comparator pair A and B or comparator pair C and D can be
configured for range comparisons. This configuration depends upon the control register (DBGC2). The
match condition requires that a valid match for both comparators happens on the same bus cycle. A match
condition on only one comparator is not valid. An aligned word access which straddles the range boundary
will cause a trigger only if the aligned address is inside the range.
Freescale Semiconductor
1
Comparators
Comparators
Comparators
Comparators
A word access of ADDR[n-1] also accesses ADDR[n] but does not generate a match.
The comparator address register must contain the exact address used in the code.
Exact Address Comparator Match (Comparators B and D)
Comparator
Range Comparisons
Inside Range (CompAC_Addr
A and C
B and D
B and D
B and D
Table 19-37. Comparator Access Size Considerations
Address
ADDR[n]
ADDR[n]
ADDR[n]
ADDR[n]
MC9S12XDP512 Data Sheet, Rev. 2.21
SZE
0
1
1
-
SZ8
X
0
1
-
Address
Word and byte accesses of ADDR[n]
Word and byte accesses of ADDR[n]
Word accesses of ADDR[n]
Condition For Valid Match
MOVW #$WORD ADDR[n]
MOVW #$WORD ADDR[n]
MOVW #$WORD ADDR[n]
Byte accesses of ADDR[n]
MOVB #$BYTE ADDR[n]
MOVB #$BYTE ADDR[n]
MOVB #$BYTE ADDR[n]
CompBD_Addr)
Chapter 19 S12X Debug (S12XDBGV2) Module
1
1
1
717