MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 624

MC9S12XDP512CAL

Manufacturer Part Number
MC9S12XDP512CAL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512CAL

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
91
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(16-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
112
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
1 928
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCA
Quantity:
2 246
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
Part Number:
MC9S12XDP512CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
Chapter 17 Memory Mapping Control (S12XMMCV2)
17.3.2.6
Read: Anytime
Write: Anytime
The RAM page index register allows accessing up to (1M minus 2K) bytes of RAM in the global memory
map by using the eight page index bits to page 4 Kbyte blocks into the RAM page window located in the
CPU local memory map from address $1000 to address $1FFF (see
624
Address: 0x0016
Reset
W
R
1
2
Internal means resources inside the MCU are read/written.
Internal Flash means Flash resources inside the MCU are read/written.
Emulation memory means resources inside the emulator are read/written (PRU registers, flash
replacement, RAM, EEPROM and register space are always considered internal).
External application means resources residing outside the MCU are read/written.
The external access stretch mechanism is part of the EBI module (refer to EBI Block Guide for details).
Emulation Single Chip
Emulation Expanded
RP7
Special Single Chip
Normal Single Chip
RAM Page Index Register (RPAGE)
Normal Expanded
1
7
XGATE write access to this register during an CPU access which makes use
of this register could lead to unexpected results.
Chip Modes
Special Test
Table 17-10. Data Sources when CPU or BDM is Accessing Flash Area
RP6
1
6
Figure 17-11. RAM Page Index Register (RPAGE)
MC9S12XDP512 Data Sheet, Rev. 2.21
RP5
ROMON
1
5
X
X
X
0
1
0
1
1
0
1
CAUTION
RP4
EROMON
1
4
X
X
X
X
X
X
0
1
0
1
RP3
1
3
External Application
External Application
External Application
Emulation Memory
Emulation Memory
DATA SOURCE
Internal Flash
Internal Flash
Internal Flash
Internal Flash
Figure
Internal
RP2
1
2
1-12).
1
Freescale Semiconductor
RP1
0
1
Stretch
N
N
N
N
N
Y
Y
2
RP0
1
0

Related parts for MC9S12XDP512CAL