MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 952

MC9S12XDP512CAL

Manufacturer Part Number
MC9S12XDP512CAL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512CAL

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
91
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(16-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
112
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
1 928
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCA
Quantity:
2 246
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
Part Number:
MC9S12XDP512CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
Chapter 23 DQ256 Port Integration Module (S12XDQ256PIMV2)
23.0.5.57 Port J Reduced Drive Register (RDRJ)
Read: Anytime.
Write: Anytime.
This register configures the drive strength of each port J output pin as either full or reduced. If the port is
used as input this bit is ignored.
23.0.5.58 Port J Pull Device Enable Register (PERJ)
Read: Anytime.
Write: Anytime.
954
DDRJ[7:4]
DDRJ[2:0]
RDRJ[7:4]
RDRJ[2:0]
Reset
Reset
Field
Field
7–0
7–0
W
W
R
R
RDRJ7
PERJ7
Data Direction Port J
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
Reduced Drive Port J
0 Full drive strength at output.
1 Associated pin drives at about 1/6 of the full drive strength.
0
1
7
7
on PTJ or PTIJ registers, when changing the DDRJ register.
= Unimplemented or Reserved
= Unimplemented or Reserved
RDRJ6
PERJ6
Figure 23-60. Port J Pull Device Enable Register (PERJ)
0
1
6
6
Figure 23-59. Port J Reduced Drive Register (RDRJ)
Table 23-52. DDRJ Field Descriptions
Table 23-53. RDRJ Field Descriptions
RDRJ5
PERJ5
MC9S12XDP512 Data Sheet, Rev. 2.21
0
1
5
5
RDRJ4
PERJ4
0
1
4
4
Description
Description
0
0
0
0
3
3
RDRJ2
PERJ2
0
1
2
2
RDRJ1
Freescale Semiconductor
PERJ1
0
1
1
1
RDRJ0
PERJ0
0
1
0
0

Related parts for MC9S12XDP512CAL