M68HC12A4EVB Freescale Semiconductor, M68HC12A4EVB Datasheet - Page 122
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
M68HC12A4EVB
Manufacturer Part Number
M68HC12A4EVB
Description
Manufacturer
Freescale Semiconductor
Datasheet
1.M68HC12A4EVB.pdf
(334 pages)
Specifications of M68HC12A4EVB
Lead Free Status / Rohs Status
Not Compliant
- Current page: 122 of 334
- Download datasheet (2Mb)
Clock Generation Module (CGM)
122
PORT T7
TEN
PORT T7
MCLK
P CLOCK
÷
÷
÷
÷
÷
÷
÷
2
2
2
2
2
2
2
PAEN
PAEN
÷
÷
÷
÷
÷
÷
2
2
2
2
2
2
0:1:0
1:1:0
BITS: PR2, PR1, AND PR0
0:0:1
0:1:1
1:0:0
1:0:1
1:1:1
REGISTER: TMSK2
0:0:0
TEN
0:0:0
0:0:1
0:1:0
0:1:1
1:0:0
1:0:1
REGISTER: TMSK2
BITS: PR2, PR1, AND PR0
LOGIC
GATE
LOGIC
GATE
Figure 10-12. Clock Chain for ECT
Figure 10-11. Clock Chain for TIM
M68HC12B Family Data Sheet, Rev. 9.1
PAMOD
PAMOD
PACLK
MCEN
LOW BYTE
PACLK
PULSE
ACC
÷
÷
÷
4
2
2
PULSE ACC
LOW BYTE
HIGH BYTE
BITS: MCPR1 AND MCPR0
REGISTER: MCCTL
0:0
0:1
1:0
1:1
PULSE
ACC
PACLK/256
PULSE ACC
HIGH BYTE
PACLK/65536
(PAOV)
PACLK/256
PACLK/65536
(PAOV)
MODULUS
REGISTER: PACTL
BITS: PAEN, CLK1, AND CLK0
DOWN
REGISTER: PACTL
BITS: PAEN, CLK1, AND CLK0
0:x:x
1:0:0
1:0:1
1:1:0
1:1:1
1:0:1
1:1:1
0:x:x
1:0:0
1:1:0
Freescale Semiconductor
COUNTER
TO TIMER
MAIN
COUNTER
TO TIM