M68HC12A4EVB Freescale Semiconductor, M68HC12A4EVB Datasheet - Page 315
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
M68HC12A4EVB
Manufacturer Part Number
M68HC12A4EVB
Description
Manufacturer
Freescale Semiconductor
Datasheet
1.M68HC12A4EVB.pdf
(334 pages)
Specifications of M68HC12A4EVB
Lead Free Status / Rohs Status
Not Compliant
- Current page: 315 of 334
- Download datasheet (2Mb)
19.12.1 Programming Voltage Supply Envelope
The key to preventing damage to the FLASH array or corruption of the data contained in the memory is
the programming voltage envelope shown in
experience with FLASH devices are due to a failure to ensure that their voltage sources always meet
these requirements.
The most important single thing to remember from this diagram is that V
the same level, except during an actual program or erase cycle. Corruption of FLASH data is often
encountered when V
Conversely, if V
array can occur.
Freescale Semiconductor
Although
the normal read phase, V
V
V
FP
DD
FP
is allowed to fall below 0.35 volts lower than V
. For example, If the operating voltage of V
can be no lower than 4.85 volts.
–0.30 V
FP
13.5 V
12.6 V
11.4 V
4.15 V
5.5 V
4.5 V
0 V
is allowed to exceed V
Figure 19-1
POWER
Figure 19-1. Programming Voltage Envelope
UP
M68HC12B Family Data Sheet, Rev. 9.1
shows a lower boundary of 4.15 volts on V
NORMAL
FP
READ
always must be no more than .35 volts below
Figure
DD
NOTE
during the power-up and power-down phases.
PROGRAM
ERASE
19-1. Many of the problems that customers
30 ns MAXIMUM
DD
in the system is 5.2 volts,
POWER
DOWN
DD
t
ER
V
V
COMBINED V
at any time, damage to the FLASH
FP
DD
ENVELOPE
ENVELOPE
FP
and V
FLASH EEPROM Characteristics
DD
AND V
FP
DD
during
FP
should always be at
315