EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 357

• Manufacturer Part Number: EP2AGX45DF29I5
• Description: IC ARRIA II GX FPGA 45K 780FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX45DF29I5

• Number Of Logic Elements/cells: 42959
• Number Of Labs/clbs: 1805
• Total Ram Bits: 3435
• Number Of I /o: 364
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 10: SEU Mitigation in Arria II Devices
Error Detection Timing
Table 10–5. Error Detection Registers for Arria II Devices
Error Detection Timing
Table 10–6. Minimum and Maximum Error Detection Frequencies for Arria II Devices
December 2010 Altera Corporation
Syndrome Register
Error Message
Register
JTAG Update Register
User Update Register
JTAG Shift Register
User Shift Register
JTAG Fault Injection
Register
Fault Injection Register
Device Type
Arria II
Register
Error Detection
100 MHz / 2
Table 10–5
When you enable the error detection CRC feature through the Quartus II software, the
device automatically activates the CRC error detection process after entering user
mode, after configuration, and after initialization is complete.
If an error is detected within a frame, CRC_ERROR is driven high at the end of the error
location search, after the EMR is updated. At the end of this cycle, the CRC_ERROR pin is
pulled low for a minimum of 32 clock cycles. If the next frame contains an error,
CRC_ERROR is driven high again after the EMR is overwritten by the new value. You
can start to unload the error message on each rising edge of the CRC_ERROR pin. Error
detection runs until the device is reset.
The error detection circuitry runs off an internal configuration oscillator with a divisor
that sets the maximum frequency.
detection frequencies for Arria II devices.
Frequency
This register contains the CRC signature of the current frame through the error detection
verification cycle. The CRC_ERROR signal is derived from the contents of this register.
This 46-bit register contains information on the error type, location of the error, and the actual
syndrome. The types of errors and location reported are single- and double-adjacent bit errors.
The location bits for other types of errors are not identified by the EMR. The content of the register
is shifted out through the SHIFT_EDERROR_REG JTAG instruction or to the core through the core
interface.
This register is automatically updated with the contents of the EMR one cycle after the 46-bit
register content is validated. It includes a clock enable, which must be asserted prior to being
sampled into the JTAG shift register. This requirement ensures that the JTAG Update Register is
not being written into by the contents of the EMR at the same time that the JTAG shift register is
reading its contents.
This register is automatically updated with the contents of the EMR one cycle after the 46-bit
register content is validated. It includes a clock enable, which must be asserted prior to being
sampled into the user shift register. This requirement ensures that the user update register is not
being written into by the contents of the EMR at the same time that the user shift register is
reading its contents.
This register is accessible by the JTAG interface and allows the contents of the JTAG update
register to be sampled and read out by SHIFT_EDERROR_REG JTAG instruction.
This register is accessible by the core logic and allows the contents of the user update register to
be sampled and read by user logic.
This 21-bit register is fully controlled by the EDERROR_INJECT JTAG instruction. This register
holds the information of the error injection that you want in the bitstream.
The content of the JTAG fault injection register is loaded into this 21-bit register when it is
updated.
n
lists the registers shown in
Detection Frequency
Maximum Error
50 MHz
Table 10–6
Arria II Device Handbook Volume 1: Device Interfaces and Integration
Figure
Description
Minimum Error Detection
10–1.
lists the minimum and maximum error
Frequency
390 kHz
1, 2, 3, 4, 5, 6, 7, 8
Valid Divisors (n)
10–7