EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 468
EP2AGX45DF29I5
Manufacturer Part Number
EP2AGX45DF29I5
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
Specifications of EP2AGX45DF29I5
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- Current page: 468 of 692
- Download datasheet (22Mb)
1–82
Arria II Device Handbook Volume 2: Transceivers
1
Word Aligner in XAUI Mode
The word aligner in XAUI functional mode is configured in automatic
synchronization state machine mode that is compliant to the PCS synchronization
state diagram specified in section 8 of the IEEE P802.3ae specification. The Quartus II
software automatically configures the synchronization state machine to indicate
synchronization when the receiver acquires four /K28.5/ comma code groups
without intermediate invalid code groups.
Receiver synchronization is indicated on the rx_syncstatus port of each channel. A
high on the rx_syncstatus port indicates that the lane is synchronized. The receiver
loses synchronization when it detects four invalid code groups separated by less than
four valid code groups, or when it is reset.
Deskew FIFO in XAUI Mode
The XAUI protocol requires the physical layer device to implement deskew circuitry
to align all four channels. The skew introduced in the physical medium and the
receiver channels can cause the /A/ code groups to be received misaligned with
respect to each other. To enable the deskew circuitry at the receiver to align the four
channels, the transmitter sends an /A/ (/K28.3/) code group simultaneously on all
four channels during an inter-packet gap (IPG). The deskew operation begins only
after link synchronization is achieved on all four channels as indicated by a high level
on the rx_syncstatus signal from the word aligner in each channel. Until the first
/A/ code group is received, the deskew FIFO read and write pointers in each channel
are not incremented. After the first /A/ code group is received, the write pointer
starts incrementing for each word received but the read pointer is frozen. If the /A/
code group is received on each of the four channels in 10 recovered clock cycles of
each other, the read pointer of all four deskew FIFOs is released simultaneously,
aligning all four channels.
The deskew FIFO operation in XAUI functional mode is compliant to the PCS deskew
state machine diagram specified in 8 of the IEEE P802.3ae specification.
Chapter 1: Transceiver Architecture in Arria II Devices
December 2010 Altera Corporation
Functional Modes
Related parts for EP2AGX45DF29I5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: