EP2AGX45DF29I5 Altera, EP2AGX45DF29I5 Datasheet - Page 458
EP2AGX45DF29I5
Manufacturer Part Number
EP2AGX45DF29I5
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
Specifications of EP2AGX45DF29I5
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- Current page: 458 of 692
- Download datasheet (22Mb)
1–72
Table 1–20. SDI Mode Data Rates, refclk Frequencies, and Interface Widths in Arria II Devices (Part 1 of 2)
Arria II Device Handbook Volume 2: Transceivers
Configuration Data Rate (Mbps)
HD
SDI
f
f
1
1483.5
The following is the time taken by a PCIe port, implemented in an Arria II GX or GZ
device, to go from the power-up to the link-active state:
■
■
■
To meet the PCIe specification of 200 ms from the power-on to the link-active state, the
Arria II GX and GZ device configuration time must be less than 148 ms (200 ms to 12
ms for power on reset, 40 ms for the link to become active after PERST# de-assertion).
For the typical Arria II GX and GZ configuration times using the Fast Passive Parallel
(FPP) configuration scheme at 125 MHz, refer to the
Devices.
For more information about the FPP configuration scheme, refer to the
Design Security, Remote System Upgrades in Arria II Devices
Most flash memories available in the market can run up to 100 MHz. Altera
recommends using a MAX II device to convert the 16-bit flash memory output at
62.5 MHz to 8-bit configuration data input to the Arria II GX and GZ devices at
125 MHz.
The Society of Motion Picture and Television Engineers (SMPTE) defines various SDI
standards for the transmission of uncompressed video.
The following three SMPTE standards are popular in video broadcasting applications:
■
■
■
Table 1–20
Arria II GX and GZ transceivers in SDI mode.
1485
Power-on reset—begins after power rails become stable, which typically takes
12 ms
FPGA configuration and programming—begins after power on reset.
Configuration time depends on the FPGA density
Time taken from de-assertion of PERST# to link active—typically takes 40 ms
(pending characterization and verification of the PCIe soft IP and hard IP)
SMPTE 259M standard, more popularly known as the standard-definition (SD)
SDI—is defined to carry video data at 270 Mbps.
SMPTE 292M standard, more popularly known as the high-definition (HD)
SDI—is defined to carry video data at 1485 Mbps or 1483.5 Mbps.
SMPTE 424M standard, more popularly known as the third-generation (3G)
SDI—is defined to carry video data at 2970 Mbps or 2967 Mbps.
lists the data rates, refclk frequencies, and interface widths supported by
Frequencies (MHz)
Support refclk
74.175
148.35
74.25
148.5
FPGA Fabric-to-Transceiver
Width
20-bit
10-bit
20-bit
10-bit
Chapter 1: Transceiver Architecture in Arria II Devices
Device Datasheet for Arria II
chapter.
December 2010 Altera Corporation
Byte Serializer/Deserializer
Not used
Not used
Usage
Used
Used
Configuration,
Functional Modes
Related parts for EP2AGX45DF29I5
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: