MC68EN360ZQ25VL Freescale Semiconductor, MC68EN360ZQ25VL Datasheet - Page 806

• Manufacturer Part Number: MC68EN360ZQ25VL
• Description: IC MPU QUICC 32BIT 357-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68EN360ZQ25VL

• Processor Type: M683xx 32-Bit
• Speed: 25MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 357-PBGA
• Family Name: M68xxx
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 25MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 3V
• Operating Supply Voltage (max): 3.3V
• Operating Supply Voltage (min): 2.7V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 357
• Package Type: BGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Lead Free Status / Rohs Status: Not Compliant

Freescale Semiconductor, Inc.
Applications
This design also uses the RAS1 double-drive capability, whereby the RAS1DD signal is out-
put by the QUICC on the BCLRI pin to increase the effective drive capability of the RAS1
signal. The RAS1 line should be programmed to respond to a 4-Mbyte address space.
After power-on reset, the software must wait the required time before accessing the DRAM.
The required eight read cycles must then be performed either in software or by waiting for
the refresh controller to perform these accesses.
9.8.2.6 DRAM DEVICES. Figure 9-33 shows the interface to a standalone DRAM device. In
this case the MCM54260 256K
16 DRAM device is chosen. This allows a full 32-bit wide
DRAM solution using only two DRAM devices, with byte writes still supported using the
upper and lower CAS pins. Both the MC68EC030 and the QUICC can access the DRAM
array. The RAS1 line should be programmed to respond to a 1-Mbyte address space.
The address multiplexing scheme shown is the same as that for the DRAM SIMM. No parity
support is provided in this case. The RAS1DD signal is not used in this case, since only two
devices are supported.
After power-on reset, the software must wait the required time before accessing the DRAM,
and then perform the required eight read cycles, either in software or by waiting for the
refresh controller to perform these accesses.
9.8.3 Software Configuration
The following paragraphs discuss a number of key points for a software engineer desiring
to initialize the system. The only items discussed are those that are required to allow the pre-
viously discussed hardware configuration.
9.8.3.1 BASIC INITIALIZATION. The following register initializations are basic to all types
of applications.
The module base address register (MBAR) should be set as desired. However, the QUICC
8-Kbyte block should not overlap any memory array.
The module base address register enable (MBARE) should not be accessed.
In the module configuration register (MCR), ASTM and BSTM should be set to indicate syn-
chronous operation. SHEN1–SHEN0 should be cleared.
In the system protection control register (SYPCR), DBFE should be cleared. BME should be
set. If the software watchdog is used, the SWRI bit should be set.
The periodic interrupt control register (PICR) may be set as desired.
The port E pin assignment register (PEPAR) should be set to $51C0. This configures three
IOUTx lines to go out on the unused parity pins, the RAS1DD pin, WE lines instead of the
A31–A28 lines, the AMUX pin (assuming DRAM is used in the system; otherwise, the OE
function should be programmed), four CASx lines, CS7, and AVECO.
9-86
MC68360 USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com