LFE2-20E-5FN256I Lattice, LFE2-20E-5FN256I Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2-20E-5FN256I
Manufacturer Part Number
LFE2-20E-5FN256I
Description
IC FPGA 21KLUTS 193I/O 256FPBGA
Manufacturer
Lattice
Series
ECP2r
Datasheets
1.LFE2-12SE-6FN256C.pdf
(389 pages)
2.LFE3-35EA-8FN672I.pdf
(21 pages)
3.LFE2-20E-5FN256I.pdf
(4 pages)
4.LFE2-20E-5FN256I.pdf
(769 pages)
Specifications of LFE2-20E-5FN256I
Number Of Logic Elements/cells
21000
Number Of Labs/clbs
2625
Total Ram Bits
282624
Number Of I /o
193
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-BGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1170
LFE2-20E-5FN256I
Q6411457
LFE2-20E-5FN256I
Q6411457
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-20E-5FN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- LFE2-12SE-6FN256C PDF datasheet
- LFE3-35EA-8FN672I PDF datasheet #2
- LFE2-20E-5FN256I PDF datasheet #3
- LFE2-20E-5FN256I PDF datasheet #4
- Current page: 10 of 769
- Download datasheet (18Mb)
Lattice Semiconductor
Power Estimation and Management for LatticeECP2/M Devices
LatticeECP2/M sysDSP Usage Guide
LatticeECP2/M sysCONFIG Usage Guide
Technical Support Assistance........................................................................................................................ 12-40
Revision History ............................................................................................................................................. 12-40
Appendix A. DDR Generation Using IPexpress with Lattice Diamond........................................................... 12-41
Introduction ...................................................................................................................................................... 13-1
Power Supply Sequencing ............................................................................................................................... 13-1
Power Calculator Hardware Assumptions........................................................................................................ 13-2
Activity Factor Calculation................................................................................................................................ 13-5
Ambient and Junction Temperatures and Airflow ............................................................................................ 13-5
Managing Power Consumption ........................................................................................................................ 13-5
Power Calculator Assumptions ........................................................................................................................ 13-6
Technical Support Assistance.......................................................................................................................... 13-7
Revision History ............................................................................................................................................... 13-7
Introduction ...................................................................................................................................................... 14-1
sysDSP Block Hardware .................................................................................................................................. 14-1
sysDSP Block Software ................................................................................................................................... 14-2
Targeting the sysDSP Block by Inference........................................................................................................ 14-9
sysDSP Blocks in the Report File .................................................................................................................. 14-11
Targeting the sysDSP Block Using Simulink.................................................................................................. 14-13
Targeting the sysDSP Block by Instantiating Primitives................................................................................. 14-14
sysDSP Block Control Signal and Data Signal Descriptions.......................................................................... 14-14
Technical Support Assistance........................................................................................................................ 14-15
Revision History ............................................................................................................................................. 14-15
Appendix A. DSP Block Primitives ................................................................................................................. 14-16
Appendix B. Using IPexpress for Diamond .................................................................................................... 14-24
Introduction ...................................................................................................................................................... 15-1
General Configuration Flow ............................................................................................................................. 15-1
Configuration Pins............................................................................................................................................ 15-2
DDR Generic......................................................................................................................................... 12-41
Configuration Tab.................................................................................................................................. 12-42
DDR_MEM ............................................................................................................................................ 12-42
Configuration Tab.................................................................................................................................. 12-43
Power-Up Sequencing ............................................................................................................................ 13-1
Power-Down Sequencing........................................................................................................................ 13-1
Power Sequencing Recommendations ................................................................................................... 13-1
Static Power or DC Power ...................................................................................................................... 13-2
Power Calculator..................................................................................................................................... 13-3
Power Calculation Equations .................................................................................................................. 13-3
Overview ................................................................................................................................................. 14-2
Targeting sysDSP Block Using IPexpress .............................................................................................. 14-2
MAP Report File.................................................................................................................................... 14-11
Place & Route (PAR) Report File.......................................................................................................... 14-12
Simulink Overview................................................................................................................................. 14-13
MULT18X18B........................................................................................................................................ 14-16
MULT18X18ADDSUBB......................................................................................................................... 14-16
MULT18X18ADDSUBSUMB................................................................................................................. 14-17
MULT18X18MACB................................................................................................................................ 14-19
MULT36X36B........................................................................................................................................ 14-20
MULT9X9B............................................................................................................................................ 14-21
MULT9X9ADDSUBB............................................................................................................................. 14-21
MULT9X9ADDSUBSUMB..................................................................................................................... 14-22
Invoking IPexpress for Diamond ........................................................................................................... 14-24
9
LatticeECP2/M Family Handbook
Table of Contents
Related parts for LFE2-20E-5FN256I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-20E-5FN484C](/photos/16/14/161499/landingpagelatticeecp2m_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 331 I/O DSP 1.2V -5
Manufacturer:
Lattice
Datasheet:
![LFE2-20E-5QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 331 I/O DSP 1.2V -5
Manufacturer:
Lattice
![LFE2-20E-5F672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 402 I/O DSP 1.2V -5
Manufacturer:
Lattice
![LFE2-20E-5F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 193 I/O DSP 1.2V -5 I
Manufacturer:
Lattice
![LFE2-20E-5F672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 402 I/O DSP 1.2V -5 I
Manufacturer:
Lattice
![LFE2-20E-5Q208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 131 I/O DSP 1.2V -5
Manufacturer:
Lattice
![LFE2-20E-5Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 21K LUTs 131 I/O DSP 1.2V -5 I
Manufacturer:
Lattice
![LFE2-20E-6FN672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-672
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5FN484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6F484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-7FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet: