ade7169f16 Analog Devices, Inc., ade7169f16 Datasheet - Page 126

• Manufacturer Part Number: ade7169f16
• Description: Single-phase Energy Measurement Ic With 8052 Mcu, Rtc And Lcd Driver
• Manufacturer: Analog Devices, Inc.

ADE7169F16
SPI PINS
MISO (Master In, Slave Out Data I/O Pin)
The MISO pin is configured as an input line in master mode
and as an output line in slave mode. The MISO line on the
master (data in) should be connected to the MISO line in the
slave device (data out).The data is transferred as byte-wide (8-
bit) serial data, MSB first.
MOSI (Master Out, Slave In Pin)
The MOSI pin is configured as an output line in master mode
and as an input line in slave mode. The MOSI line on the
master (data out) should be connected to the MOSI line in the
slave device (data in).The data is transferred as byte-wide (8-
bit) serial data, MSB first.
SCLK (Serial Clock I/O Pin)
The master serial clock (SCLK) is used to synchronize the data
being transmitted and received through the MOSI and MISO
data lines. The SCLK pin is configured as an output in master
mode and as an input in slave mode.
In master mode, the bit rate, polarity, and phase of the clock are
controlled by the
0xE8)
In slave mode, the
0xE9)
expected input clock.
In both master and slave modes, the data is transmitted on one
edge of the SCLK signal and sampled on the other. It is
important, therefore, that CPHA and CPOL are configured the
same for the master and slave devices.
SS (Slave Select Pin)
In SPI slave mode, a transfer is initiated by the assertion of
low. The SPI port will then transmit and receive 8-bit data until
Table 127. Procedures for using SPI as a Master
Mode
Single Byte
Read
Single Byte
Write
0
and
must be configured with the phase and polarity of the
SPI Configuration Register SFR (SPIMOD2, 0xE9)
SPIMOD[7]
= SPICONT
bit
0
0
SPITxBF
SPI Configuration Register SFR (SPIMOD1,
SPI Configuration Register SFR (SPIMOD2,
SPIMOD[0]
= TIMODE
0
1
0
Description of operation
Step1: Read SPIRx SFR
Step2:
Step 3: SPIRxIRQ Interrupt flag is set when the SPIRx SFR is full
Step 4:
Step 5: Read SPIRx SFR to clear SPIRxIRQ Interrupt flag
Step 1: Write to SPITx SFR
Step 2:
Step 3: SPITxIRQ Interrupt Flag is set when SPITx register is empty
Step 4:
Step 5: Write to SPITx SFR to clear SPITxIRQ Interrupt flag
Status bit for SPI Tx buffer. When set, the SPI Tx buffer is full.
SS
SS
SS
SS
.
is asserted low and read routine is initiated
Rev. PrD | Page 126 of 140
is deasserted high
is asserted low and write routine is initiated
is deasserted high
SS
the data is concluded by deassertion of
always an input.
In SPI master mode, the SS can be used to control data transfer
to a slave device. In the automatic slave select control mode, the
SS is asserted low to select the slave device and then raised to
deselect the slave device after the transfer is complete.
Automatic slave select control is enabled by setting the
AUTO_SS bit in the
0xE8)
In a multi-master system, the SS can be configured as an input
so that the SPI peripheral can operate as a slave in some
situations and as a master in other situations. In this case, the
slave selects for the slaves controlled by this SPI peripheral
should be generated with general I/O pins.
SPI MASTER OPERATING MODES
The double buffered receive and transmit registers can be used
to maximize the throughput of the SPI peripheral by
continuously streaming out data in master mode. The
continuous transmit mode is designed to use the full capacity
of the SPI. In this mode, the master will transmit and receive
data until the
register is empty at the start of a byte transfer. Continuous
mode is enabled by setting the SPICONT bit in the
Configuration Register SFR (SPIMOD2, 0xE9)
also offers a single byte read and a single byte write function.
In master mode, the type of transfer is handled automatically
depending on the configuration of bits 0 and 7 of the
Configuration Register SFR (SPIMOD2, 0xE9)
the sequence of events that should be performed for each
master operating mode. Based on the
these events will take place automatically.
.
SPI/I2C Transmit Buffer SFR (SPI2CTx, 0x9A)
SPI Configuration Register SFR (SPIMOD1,
Preliminary Technical Data
SS
SS
configuration, some of
. In slave mode,
.The SPI peripheral
.
Table 127
SPI
SPI
shows
SS
is