ade7169f16 Analog Devices, Inc., ade7169f16 Datasheet - Page 72

• Manufacturer Part Number: ade7169f16
• Description: Single-phase Energy Measurement Ic With 8052 Mcu, Rtc And Lcd Driver
• Manufacturer: Analog Devices, Inc.

ADE7169F16
Table 54. Program Control SFR (PCON, 0x87)
Bit Location
7
6-0
Table 55. Data Pointer Low SFR (DPL, 0x82)
Bits
7-0
Table 56. Data Pointer High SFR (DPH, 0x83)
Bits
7-0
Table 57. Stack Pointer SFR (SP, 0x81)
Bits
7-0
Table 58. Configuration SFR (CFG, 0xAF)
Bit
Location
7
6
5
4
3-2
1-0
BASIC 8052 REGISTERS
Program Counter (PC): The Program Counter holds the two
byte address of the next instruction to be fetched. The PC is
initialized with 0x00 at Reset and is incremented after each
instruction is performed. Note that the amount that is added to
the PC depends on the number of bytes in the instruction, so
the increment can range from one to three bytes. The program
counter is not directly accessible to the user but can be directly
modified by CALL and JMP instructions that change which
part of the program is active.
Instruction Register (IR): The Instruction Register holds the
Default
0
Default
0
Default
7
Bit Mnemonic
Reserved.. This bit should be left set for proper operation.
EXTEN
SCPS
MOD38EN
Reserved
XREN[1:0]
Default
0
0
Description
Contain the low byte of the data pointer
Description
Contain the high byte of the data pointer
Description
Contain the 8 LSB of the pointer for the stack
Description
Double baud rate control
Reserved, should be left cleared
Description
Enhanced UART enable bit
0
1
Synchronous communication selection bit
0
1
38kHz modulation enable bit
0
1
XREN[1] OR
XREN[0] =1
XREN[1] AND
XREN[0] =0
Standard 8052 UART without enhanced error checking features
Enhanced UART with enhanced error checking—see the UART additional features
section.
I2C port is selected for control of the shared I2C/SPI pins and SFRs
SPI port is selected for control of the shared I2C/SPI pins and SFRs
38kHz modulation is enabled on the pins selected by the MOD38[7:0] bits in the
EP_CFG SFR.
Enable MOVX instruction to use 256 bytes of Extended RAM.
Disable MOVX instruction
38kHz modulation is disabled.
Rev. PrD | Page 72 of 140
opcode of the instruction being executed. The opcode is the
binary code that results from assembling an instruction. This
register is not directly accessible to the user.
Register Banks: There are four banks containing 8 byte-wide
registers each, for a total of 32 bytes of registers. These registers
are convenient for temporary storage of mathematical operands.
An instruction involving the accumulator and a register can be
executed in 1 clock cycle as opposed to 2 clock cycles to
perform an instruction involving the accumulator and a literal
or a byte of general purpose RAM. The register banks are
located in the first 32 bytes of RAM.
Preliminary Technical Data