ade7169f16 Analog Devices, Inc., ade7169f16 Datasheet - Page 60

• Manufacturer Part Number: ade7169f16
• Description: Single-phase Energy Measurement Ic With 8052 Mcu, Rtc And Lcd Driver
• Manufacturer: Analog Devices, Inc.

ADE7169F16
Reactive energy Pulse output
ADE7169F16 also provides all the circuitry to have a pulse
output those frequency is proportional to reactive power – see
Energy-to-Frequency Conversion section. This pulse frequency
output uses the calibrated signal after VARGAIN and its
behavior is consistent with the setting of the reactive energy
accumulation mode in the ACCMODE register (0x0F). The
pulse output is active low and should be preferably connected to
an LED as shown on
Line cycle reactive energy accumulation mode
In line cycle energy accumulation mode, the energy accumula-
tion of the ADE7169F16 can be synchronized to the voltage
channel zero crossing so that reactive energy can be
accumulated over an integral number of half line cycles. The
advantage of this mode is similar to the ones explained in the
APPARENT POWER CALCULATION
The apparent power is defined as the maximum power that can
Figure 47. Reactive Energy Accumulation in Absolute Accumulation Mode
REACTIVE ENERGY
REACTIVE POWER
THRESHOLD
THRESHOLD
NO-LOAD
NO-LOAD
FROM VOLTAGE
Figure 53
CHANNEL
OUTPUT
FROM
LPF2
ADC
.
VAROS[15:0]
LPF1
VARGAIN[11:0]
ZERO CROSS
Figure 48 Line Cycle . Reactive Energy Accumulation Mode
DETECTION
DIGITAL TO FREQUENCY
CONVERTER
VARDIV[7:0]
TO
%
Rev. PrD | Page 60 of 140
LINCYC [15:0]
CALIBRATION
CONTROL
+
+
Active energy Line cycle accumulation mode – see Line cycle
active energy accumulation mode section. In line cycle energy
accumulation mode, the ADE7169F16 accumulates the reactive
power signal in the LVARHR register for an integral number of
line cycles, as shown in Figure 48. The number of half line
cycles is specified in the LINCYC register. The ADE7169F16
can accumulate active power for up to 65,535 half line cycles.
Because the reactive power is integrated on an integral number
of line cycles, at the end of a line cycle energy accumulation
cycle the CYCEND flag in the Interrupt Status Register 3 SFR
(MIRQSTH, 0xDE). If the CYCEND enable bit in the Interrupt
Enable Register 3 SFR (MIRQENH, 0xDB) is set, the 8052 core
has a pending ADE interrupt. The ADE interrupt stays active
until the CYCEND status bit is cleared—see Energy
measurement interrupts section. Another calibration cycle will
start as soon as the CYCEND flag is set. If the LVARHR register
is not read before a new CYCEND flag is set, the LVARHR
register will be overwritten by a new value.
As for LWATTHR, when a new half line cycles is written in
LINCYC register, the LVARHR register is reset and a new
accumulation start at the next zero-crossing. The number of
half line cycles is then counted until LINCY is reached. This
implementation provides a valid measurement at the first
CYCEND interrupt after writing to the LINCYC register. The
line reactive energy accumulation uses the same signal path as
the reactive energy accumulation. The LSB size of these two
registers is equivalent.
be delivered to a load. V
current delivered to the load; the apparent power (AP) is defined
48
23
LVARHR [23:0]
0
Preliminary Technical Data
rms
and I
ACCUMULATE REACTIVE
ENERGY IN INTERNAL
REGISTER AND UPDATE
THE LVARHR REGISTER
AT THE END OF LINCYC
HALF LINE CYCLES
rms
are the effective voltage and
0