peb20525 Infineon Technologies Corporation, peb20525 Datasheet - Page 9

• Manufacturer Part Number: peb20525
• Description: 2 Channel Serial Optimized Communication Controller For Hdlc/ppp
• Manufacturer: Infineon Technologies Corporation

List of Figures
Figure 43
Figure 44
Figure 45
Figure 46
Figure 47
Figure 48
Figure 49
Figure 50
Figure 51
Figure 52
Figure 53
Figure 54
Figure 55
Figure 56
Figure 57
Figure 58
Figure 59
Figure 60
Figure 61
Figure 62
Figure 63
Figure 64
Figure 65
Figure 66
Figure 67
Figure 68
Figure 69
Figure 70
Figure 71
Figure 72
Figure 73
Figure 74
Figure 75
Figure 76
Figure 77
Figure 78
Figure 79
Figure 80
Data Sheet
HDLC Receive Data Processing in Address Mode 1 . . . . . . . . . . . . . . 87
HDLC Receive Data Processing in Address Mode 0 . . . . . . . . . . . . . . 87
SCC Transmit Data Flow (HDLC Modes) . . . . . . . . . . . . . . . . . . . . . . 89
PPP Mapping/Unmapping Example. . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Processing of Received Frames in Auto Mode . . . . . . . . . . . . . . . . . . 97
Timer Procedure/Poll Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Transmission/Reception of I-Frames and Flow Control . . . . . . . . . . . 100
Flow Control: Reception of S-Commands and Protocol Errors . . . . . 100
No Data to Send: Data Reception/Transmission . . . . . . . . . . . . . . . . 103
Data Transmission (without error), Data Transmission (with error) . . 103
Interrupt Driven Data Transmission (Flow Diagram) . . . . . . . . . . . . . 216
Interrupt Driven Data Reception (Flow Diagram) . . . . . . . . . . . . . . . . 218
DMA Transmit (Single Buffer per Packet) . . . . . . . . . . . . . . . . . . . . . 220
Fragmented DMA Transmission (Multiple Buffers per Packet) . . . . . 221
DMA Receive (Single Buffer per Packet) . . . . . . . . . . . . . . . . . . . . . . 223
Fragmented Reception per DMA (Example) . . . . . . . . . . . . . . . . . . . 224
Fragmented Reception Sequence (Example) . . . . . . . . . . . . . . . . . . 225
Input/Output Waveform for AC Tests . . . . . . . . . . . . . . . . . . . . . . . . . 228
Microprocessor Interface Clock Timing . . . . . . . . . . . . . . . . . . . . . . . 230
Infineon/Intel Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231
Infineon/Intel Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231
Infineon/Intel DMA Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . 232
Infineon/Intel DMA Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . 232
Infineon/Intel Multiplexed Address Timing . . . . . . . . . . . . . . . . . . . . . 232
Motorola Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 234
Motorola Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 234
Motorola DMA Read Cycle Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . 235
Motorola DMA Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
Receive Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 238
Transmit Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 239
Clock Mode 1 Strobe Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 241
Clock Mode 4 Receive Gating Timing . . . . . . . . . . . . . . . . . . . . . . . . 242
Clock Mode 4 Transmit Gating Timing. . . . . . . . . . . . . . . . . . . . . . . . 242
Clock Mode 5 Frame Synchronisation Timing . . . . . . . . . . . . . . . . . . 243
Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 244
JTAG-Boundary Scan Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 245
Block Diagram of Test Access Port and Boundary Scan Unit . . . . . . 246
9
PEB 20525
PEF 20525
2000-09-14
Page