LM3S2965-IRN50-A1T ETC2 [List of Unclassifed Manufacturers], LM3S2965-IRN50-A1T Datasheet - Page 325

• Manufacturer Part Number: LM3S2965-IRN50-A1T
• Description: Microcontroller
• Manufacturer: ETC2 [List of Unclassifed Manufacturers]

November 30, 2007
Bit/Field
3:0
7
6
5
4
reserved
Name
RXIC
FEIC
RTIC
TXIC
W1C
W1C
W1C
W1C
Type
RO
Reset
0x00
0
0
0
0
Preliminary
Description
Framing Error Interrupt Clear
The FEIC values are defined as follows:
Receive Time-Out Interrupt Clear
The RTIC values are defined as follows:
Transmit Interrupt Clear
The TXIC values are defined as follows:
Receive Interrupt Clear
The RXIC values are defined as follows:
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Value
Value
Value
Value
0
1
0
1
0
1
0
1
Description
No effect on the interrupt.
Clears interrupt.
Description
No effect on the interrupt.
Clears interrupt.
Description
No effect on the interrupt.
Clears interrupt.
Description
No effect on the interrupt.
Clears interrupt.
LM3S2965 Microcontroller
325