LM3S2965-IRN50-A1T ETC2 [List of Unclassifed Manufacturers], LM3S2965-IRN50-A1T Datasheet - Page 385

no-image

LM3S2965-IRN50-A1T

Manufacturer Part Number
LM3S2965-IRN50-A1T
Description
Microcontroller
Manufacturer
ETC2 [List of Unclassifed Manufacturers]
Datasheet
15.2.5.2 I
November 30, 2007
Figure 15-12. Master Burst SEND after Burst RECEIVE
Figure 15-13 on page 386 presents the command sequence available for the I
2
C Slave Command Sequences
Master Transmit mode
Master Receive mode
STOP condition is not
Master operates in
Master operates in
Write ---0-011 to
Write Slave
Address to
generated
I2CMCS
I2CMSA
Idle
Idle
Preliminary
condition is generated
with changing data
Repeated START
direction
LM3S2965 Microcontroller
2
C slave.
385

Related parts for LM3S2965-IRN50-A1T