PNX1502E,557 NXP Semiconductors, PNX1502E,557 Datasheet - Page 394

• Manufacturer Part Number: PNX1502E,557
• Description: IC MEDIA PROC 300MHZ 456-BGA
• Manufacturer: NXP Semiconductors

Specifications of PNX1502E,557

• Applications: Multimedia
• Core Processor: TriMedia
• Controller Series: Nexperia
• Interface: I²C, 2-Wire Serial
• Number Of I /o: 61
• Voltage - Supply: 1.23 V ~ 1.37 V
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 456-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Program Memory Type: -
• Ram Size: -
• Lead Free Status / Rohs Status: Not Compliant
• Other names: 935274744557; PNX1502E; PNX1502E

Philips Semiconductors
Volume 1 of 1
PNX15XX_SER_3
Product data sheet
4.8.1 Layer Underflow
4.8.2 Underflow Symptom
4.8.3 Underflow Recovery
4.8.4 Underflow Trouble-shooting
4.8.5 Underflow Handling
4.9 Setting QVCP for External VSYNC
Any time the layer position has reached but the small 16-pixel FIFO at the end of
every layer pipe has run out of available pixels, underflow occurs.
Should an underflow occur, the layer would fetch and dump remaining data for the
current field/frame. The next field/frame would be fetched and displayed as normal.
The underflow interrupt status would stay asserted until an interrupt-status-clear is
programmed.
Set the following bits in MMIO register 0x10,E020 as follows:
•
•
•
•
•
•
•
•
•
•
•
•
Only portion of a picture is displayed or occasional blinking of picture happens
Underflow interrupt bit is set.
Check if the DMA source width settings (0x10,Ex08) matches the initial layer
width (0x10,Ex34)
Check if the initial layer width (0x10,Ex34) matches the final layer width
(0x10,ExB4) for the non-scaled layer.
Check if the final layer width (0x10,ExB4) is within acceptable cropping range for
LINT or HSRU scaling.
Check whether the DMA start fetch (0x10,ExC8) is at line number too close to the
display position. Note that about 64 pixels is QVCP’s input-to-output latency. So,
depending on the system-memory latency, the DMA fetch should start as early as
possible, in order to make up for the request-to-data latency.
Check if the system memory arbiter is giving high priority to QVCP.
Check if QVCP demands exceed allocated memory bandwidth.
bit 1 (master) = 1;
bit 2 (Trigger_pol) = 1; for posisitive edge trigger
bit 16 (SYNCCtl) = 0; VSYNC pin becomes an input
bit 24 (VSYNCPol) = 0;
Rev. 3 — 17 March 2006
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
PNX15xx Series
Chapter 11: QVCP
11-41