z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 122

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
PS022006-0207
Bit Position
[7]
TMODE[3]
[6–5]
TICONFIG
[4]
CASCADE
[3:1]
PWMD
Value (H) Description
000
001
010
100
101
011
110
111
0
1
Timer Mode High Bit
This bit along with TMODE[2:0] field in T0CTL1 register determines the
operating mode of the timer. This is the most significant bit of the timer mode
selection value. For more details, see the T0CTL1 register description.
Timer Interrupt Configuration—This field configures timer
interrupt definitions.
These bits affect all modes. The effect per mode is explained below:
ONE SHOT, CONTINUOUS, COUNTER, PWM, COMPARE, DUAL PWM,
TRIGGERED ONE-SHOT, COMPARATOR COUNTER:
0x Timer interrupt occurs on reload.
10 Timer interrupts are disabled.
11 Timer Interrupt occurs on reload.
GATED:
0x Timer interrupt occurs on reload.
10 Timer interrupt occurs on inactive gate edge.
11 Timer interrupt occurs on reload.
CAPTURE, CAPTURE/COMPARE, CAPTURE RESTART:
0x Timer interrupt occurs on reload and capture.
10 Timer interrupt occurs on capture only.
11 Timer interrupt occurs on reload only.
Timer cascade—This field allows the timers to be cascaded for larger
counts.
The timer is not cascaded.
Timer is cascaded. If timer 0 CASCADE bit is set, COMPARATOR output is
used as input. If timer 1 CASCADE bit is set, the Timer 0 output is used as the
input. If timer 2 CASCADE bit is set, the timer 1 output is used as input.
PWM Delay Value
This field is a programmable delay to control the number of additional system
clock cycles following a PWM or Reload compare before the timer output or
the timer output complement is switched to the active state. This field ensures
a time gap between deassertion of one PWM output to the assertion of its
complement.
No delay.
2 cycles delay.
4 cycles delay.
8 cycles delay.
16 cycles delay.
32 cycles delay.
64 cycles delay.
128 cycles delay.
P R E L I M I N A R Y
Product Specification
ZNEO
Z16F Series
Timers
108

Related parts for z16f2811