z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 168

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
ZNEO
Z16F Series
Product Specification
154
OE—Receive Data and Autobaud Overrun Error
This bit is set just as in normal UART operation if a receive data overrun error occurs.
This bit is also set during LIN slave autobaud if the BRG counter overflows before the end
of the autobaud sequence, indicating that the receive activity was not an autobaud character
or the master baud rate is too slow. The ATB status bit will also be set in this case. This bit
is cleared by reading the receive data register.
0 = No autobaud or data overrun error occurred.
1 = An autobaud or data overrun error occurred.
FE—Framing Error
This bit indicates that a framing error (no Stop bit following data reception) is detected.
Reading the receive data register clears this bit.
0 = No framing error occurred.
1 = A framing error occurred.
BRKD—Break Detect
This bit is set in LIN mode if (a) in LinSleep state and a break of at least 4 bit times
occurred (Wake-up event) or (b) in Slave Wait Break state and a break of at least 11 bit
times occurred (Break event), or (c) in Slave Active state and a break of at least 10 bit times
occurs. Reading the status 0 register or the receive data register clears this bit.
0 = No LIN break occurred.
1 = A LIN break occurred.
TDRE—Transmitter Data Register Empty
This bit indicates that the transmit data register is empty and ready for additional data.
Writing to the transmit data register resets this bit.
0 = Do not write to the transmit data register.
1 = The transmit data register is ready to receive an additional byte to be transmitted.
TXE—Transmitter Empty
This bit indicates that the transmit shift register is empty and character transmission is
finished.
0 = Data is currently transmitting.
1 = Transmission is complete.
ATB—LIN Slave AutoBaud Complete
This bit is set in LIN SLAVE mode when an autobaud character is received. If the ABIEN
bit is set in the LIN control register then a receive interrupt is generated when this bit is set.
Reading the Status 0 register clears this bit. This bit will be 0 in LIN MASTER mode.
PS022006-0207
P R E L I M I N A R Y
LIN-UART

Related parts for z16f2811