z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 329

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
Table 171. Status Register (DBGSTAT)
PS022006-0207
RESET
FIELD
ADDR
BITS
R/W
Status Register
R/W1C
RDRF
The
RDRF—Receive data register full
This bit reflects the status of the Receive Data register. When data is written to the Receive
Data register, or data is transferred from the shift register to the Receive Data register, this
bit is set to one. When the Receive Data register is read, this bit is cleared to zero. This bit
is also cleared to zero by writing a one to this bit.
0 = Receive Data register is empty.
1 = Receive Data register is full.
RXOV—Receive overrun
This bit is set when a Receive Overrun occurs. A Receive Overrun occurs when there is
data in the Receive Data register and another byte is written to this register.
0 = Receive Overrun has not occurred
1 = Receive Overrun has occurred.
RXFE—Receive Framing error
This bit is set when a Receive Framing error has been detected. This bit is cleared by
writing a one to this bit.
0 = No Framing Error detected.
1 = Receive Framing Error detected.
RXBRK—Receive Break detect
This bit is set when a Break condition has been detected. This occurs when 10 or more bits
received are low. This bit is cleared by writing a one to this bit.
0 = No Break detected.
1 = Break detected.
TDRE—Transmit Data Register empty
This bit reflects the status of the Transmit Data register. When the Transmit Data register
is written, this bit is cleared to zero. When data from the transmit data register is read or
transferred to the transmit shift register, this bit is set to one. This bit is written to one to
abort the transmission of data being held in the transmit data register.
0 = Transmit Data Register is full.
1 = Transmit Data Register is empty.
7
0
Status Register (DBGSTAT)
R/W1C
RXOV
6
0
R/W1C
RXFE
5
0
P R E L I M I N A R Y
RXBRK
R/W1C
contains status information about the state of the UART.
4
0
FF_E085
R/W1S
TDRE
3
1
TXCOL
R/W1C
2
0
Product Specification
ZNEO
RXBUSY
On-Chip Debugger
R
1
0
Z16F Series
TXBUSY
R
0
0
315

Related parts for z16f2811