z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 26

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
Signal Descriptions
Table 2. Signal Descriptions
PS022006-0207
Signal Mnemonic
General-Purpose Input/Output Ports A–K
PA[7:0]
PB[7:0]
PC[7:0]
PD[7:0]
PE[7:0]
PF[7:0]
PG[7:0]
PH[3:0]
PJ[7:0]
PK[7:0]
External Interface
ADR[23:0]
DATA[15:0]
RD
Table 2
package styles, see
are multiplexed with GPIO pins. These signals are available as alternate functions on the
GPIO pins. For more details on the GPIO alternate functions, see
Output
on page 67.
describes the ZNEO signals. To determine the signals available for the specific
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
Pin Configurations
Description
Port A[7:0]: These pins are used for GPIO
Port B[7:0]: These pins are used for GPIO
Port C[7:0]: These pins are used for GPIO
Port D[7:0]: These pins are used for GPIO
Port E[7:0]: These pins are used for GPIO
Port F[7:0]: These pins are used for GPIO
Port G[7:0]: These pins are used for GPIO
Port H[3:0]: These pins are used for GPIO
Port J[7:0]: These pins are used for GPIO
Port K[7:0]: These pins are used for GPIO
Address bus: When the associated GPIO pins are configured for
alternate function and the external interface is enabled, these pins
function as output pin only. The address bus signals are driven to
0, when execution is out of internal program memory. The address
bus alternate functions are individually enabled and disabled.
Data bus: When the associated GPIO pins are configured for
alternate function and the external interface is enabled, these pins
functions as input/output. The data bus alternate functions are
individually enabled and disabled. When Write operation is not
performed through the external interface, these signals are tri-
stated. The data bus is enabled as either 8-bits (DATA[7:0] only) or
16-bits (DATA[15:0]).
Read output: This pin is the Read output signal from the external
interface. Assertion of the RD signal indicates that the ZNEO CPU
is performing a Read operation from the external memory or
peripheral.
P R E L I M I N A R Y
on page 7. Most of the signals described in
Signal and Pin Descriptions
Product Specification
General-Purpose Input/
ZNEO
Z16F Series
Table 2
12

Related parts for z16f2811