z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 229

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
PS022006-0207
Slave Transaction Diagrams
In the following transaction diagrams, shaded regions indicate data transferred from the
Master to the Slave and unshaded regions indicate data transferred from the Slave to the
Master. The transaction field labels are defined as follows:
Slave Receive Transaction with 7-Bit Address
The data transfer format for writing data from Master to Slave in 7-bit address mode is
shown in
operating as a Slave in 7-bit addressing mode, receiving data from the bus Master.
1. Software configures the controller for operation as a Slave in 7-bit addressing mode as
2. The bus Master initiates a transfer, sending the address byte. The Slave mode I
S
Figure 47. Data Transfer Format - Slave Receive Transaction with 7-Bit Address
S — Start
W — Write
A — Acknowledge
A — Not Acknowledge
P — Stop
– Initialize the MODE field in the I
– Optionally set the
– Initialize the
– Set
– Program the Baud Rate High and Low Byte registers for the I
The Slave holds SCL Low during the acknowledge phase until software responds by
writing to the I2CCTL register. The value written to the
controller to drive the I
set when
address byte.
follows.
Controller recognizes its own address and detects the R/W bit = 0 (write from Master
to Slave). The I
transaction.The
or Master/Slave mode with 7-bit addressing.
Figure
Address
IEN
Slave
IRM
= 1 in the I
47. The following procedure describes the I
= 1 during the address phase, but the
SLA
2
SAM
C Controller acknowledges, indicating it is available to accept the
[6:0] bits in the I
W=0 A
GCE
bit in the I2CISTAT register is set = 1, causing an interrupt. The
2
P R E L I M I N A R Y
2
C Control register. Set
C Bus, then releasing the SCL. The
bit
Data
2
2
C Mode register for either SLAVE-ONLY mode
C Slave Address register.
A
NAK
Data
= 0 in the I
RD
bit is updated based on the first
2
C Master/Slave Controller
I2C Master/Slave Controller
A
SAM
Product Specification
NAK
2
ZNEO
C Control register.
2
Data
C baud rate.
and
bit is used by the
GCA
Z16F Series
A/A
bits are not
2
C
P/S
215

Related parts for z16f2811