z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 127

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
Multi-Channel PWM Timer
Architecture
PS022006-0207
The ZNEO Z16F Series includes a Multi-Channel PWM optimized for motor control
applications. The PWM includes the following features:
The PWM unit consists of a master timer to generate the modulator time base and six
independent compare registers to set the PWM for each output. The six outputs are designed
to provide control signals for inverter drive circuits. The outputs are grouped into pairs
consisting of a high-side driver and a low-side driver output. The output pairs are
programmable to operate independently or as complementary signals. In complementary
output mode, a programmable dead-time is inserted to ensure non-overlapping signal
transitions. The master count and compare values feed into modulator logic which generates
the proper transitions in the output states. Output polarity and fault/off-state control logic
allows programming of the default off-states which forces the outputs to a safe state in the
event a fault in the motor drive is detected.
of the PWM modulator.
Six independent PWM outputs or three complementary PWM output pairs.
Programmable deadband insertion for complementary output pairs.
Edge-aligned or center-aligned PWM signal generation.
PWM off-state is an option bit programmable.
PWM outputs driven to off-state on System Reset.
Asynchronous disabling of PWM outputs on system fault. Outputs are forced to
off-state.
Fault inputs generate pulse-by-pulse or hard shutdown.
12-bit reload counter with 1, 2, 4, or 8 programmable clock prescaler.
High current source and sink on all PWM outputs.
PWM pairs used as general purpose inputs when outputs are disabled.
ADC synchronized with PWM period.
Synchronization for current-sense sample and hold.
Narrow pulse suppression with programmable threshold.
P R E L I M I N A R Y
Figure 20
on page 114 illustrates the architecture
Multi-Channel PWM Timer
Product Specification
ZNEO
Z16F Series
113

Related parts for z16f2811