z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 124

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
PS022006-0207
Bit Position
[7]
TEN
[6]
TPOL
Value (H) Description
0
1
Timer is enabled.
Timer is disabled.
Timer is enabled.
Timer Input/Output Polarity
This bit is a function of the current operating mode of the timer. It
determines the polarity of the input and/or output signal. When the timer is
disabled, the timer output signal is set to the value of this bit.
ONE-SHOT mode —If the timer is enabled, the timer output signal pulses
(changes state) for one system clock cycle after timer Reload.
CONTINUOUS mode—If the timer is enabled, the timer output signal is
complemented after timer Reload.
COUNTER mode—If the timer is enabled, the timer output signal is
complemented after timer reload.
0 = Count occurs on the rising edge of the timer input signal.
1 = Count occurs on the falling edge of the timer input signal.
PWM SINGLE OUTPUT mode—When enabled, the timer output is forced
to TPOL after PWM count match and forced back to TPOL after Reload.
CAPTURE mode—If the timer is enabled, the timer output signal is
complemented after timer Reload.
0 = Count is captured on the rising edge of the timer input signal.
1 = Count is captured on the falling edge of the timer input signal.
COMPARE mode—The timer output signal is complemented after timer
Reload.
GATED mode—The timer output signal is complemented after timer
Reload.
0 = Timer counts when the timer input signal is High and interrupts are
generated on the falling edge of the timer input.
1 = Timer counts when the timer input signal is Low and interrupts are
generated on the rising edge of the timer input.
CAPTURE/COMPARE mode—If the timer is enabled, the timer output
signal is complemented after timer Reload.
0 = Counting starts on the first rising edge of the timer Input signal.
The current count is captured on subsequent rising edges of the timer
input signal.
1 = Counting starts on the first falling edge of the timer input signal.
The current count is captured on subsequent falling edges of the timer
input signal.
P R E L I M I N A R Y
Product Specification
ZNEO
Z16F Series
Timers
110

Related parts for z16f2811