MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 51
![IC MPU QUICC 25MHZ 357-PBGA](/photos/6/76/67680/mfg_mpc860_series_sml.jpg)
MC68360VR25VL
Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360VR25VL
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 51 of 962
- Download datasheet (4Mb)
Bus Arbitration Bus Request
Bus Control
Controller
Address
Interrupt
Memory
Control
Group
Parity
Data
Address Bus
Address Bus/Byte
Write Enables
Function Codes
Data Bus 31–16
Data Bus 15–0
Parity 2–0
Parity3/16BM
Parity Error
Chip Select/Row Ad-
dress Select 7/
Interrupt Acknowl-
edge 7
Chip Select 6–0/
Row Address Select
6–0
Column Address Se-
lect 3–0/Interrupt Ac-
knowledge 1, 2, 3, 6
Bus Grant
Bus Grant Acknowl-
edge
Read-Modify-Write
Cycle/Initial Configu-
ration 0
Bus Clear Out/
Initial Configuration
1/Row Address Se-
lect 2 Double-Drive
Data and Size Ac-
knowledge
Address Strobe
Data Strobe
Size
Read/Write
Output Enable/
Address Multiplex
Interrupt Request
Level 7–1
Autovector/Interrupt
Table 2-1. System Bus Signal Index (Normal Operation)
Acknowledge 5
Signal Name
Freescale Semiconductor, Inc.
For More Information On This Product,
DSACK1–DSACK0
BCLRO/CONFIG1/
CS/RAS7/IACK7 Enables peripherals or DRAMs at programmed addresses
PRTY2–PRTY0
RMC/CONFIG0
PRTY3/16BM
AVEC/IACK5
RAS6–RAS0
CAS3-CAS0/
MC68360 USER’S MANUAL
IACK6,3,2,1
IRQ7–IRQ1
Go to: www.freescale.com
Mnemonic
WE0–WE3
SIZ1–SIZ0
CS6–CS0/
OE/AMUX
A31–A28/
FC3–FC0
D31–D16
RAS2DD
A27–A0
D15–D0
BGACK
PERR
R/W
BR
BG
DS
AS
Lower 27 bits of address bus. (I/O)
Upper four bits of address bus (I/O), or byte write enable sig-
nals (O) for accesses to external memory or peripherals.
Identifies the processor state and the address space of the
current bus cycle. (I/O)
Upper 16-bit data bus used to transfer byte or word data.
Used in 16-bit bus mode (I/O).
Lower 16-bit data bus used to transfer 3-byte or long-word
data (I/O). Not used in 16-bit bus mode.
Parity signals for byte writes/reads from/to external memory
module (I/O).
Parity signals for byte writes/reads from/to external memory
module or defines 16-bit bus mode. (I/O)
Indicates a parity error during a read cycle. (O)
(O) or interrupt level 7 acknowledge line (O).
Enables peripherals or DRAMs at programmed addresses.
(O)
DRAM column address select or interrupt level acknowledge
lines. (O)
Indicates that an external device requires bus mastership. (I)
Indicates that the current bus cycle is complete and the
QUICC has relinquished the bus. (O)
Indicates that an external device has assumed bus master-
ship. (I)
Identifies the bus cycle as part of an indivisible read-modify-
write operation (I/O) or initial QUICC configuration select (I).
Indicates that an internal device requires the external bus
(Open-Drain O) or initial QUICC configuration select (I) or
row address select 2 double-drive output (O).
Provides asynchronous data transfer acknowledgement and
dynamic bus sizing (open-drain I/O but driven high before
three-stated).
Indicates that a valid address is on the address bus. (I/O)
During a read cycle, DS indicates that an external device
should place valid data on the data bus. During a write cycle,
DS indicates that valid data is on the data bus. (I/O)
Indicates the number of bytes remaining to be transferred for
this cycle. (I/O)
Indicates the direction of data transfer on the bus. (I/O)
Active during a read cycle indicates that an external device
should place valid data on the data bus (O) or provides a
strobe for external address multiplexing in DRAM accesses
if internal multiplexing is not used (O).
Provides external interrupt requests to the CPU32+ at prior-
ity levels 7–1. (I)
Autovector request during an interrupt acknowledge cycle
(open-drain I/O) or interrupt level 5 acknowledge line (O).
Function
Signal Descriptions
Related parts for MC68360VR25VL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![MC68360](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![AN2036](/images/no-image3.png)
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
![AN2035](/images/no-image3.png)
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
![AN2038](/images/no-image3.png)
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
![AN2040](/images/no-image3.png)
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
![AN2045](/images/no-image3.png)
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
![AN2046](/images/no-image3.png)
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
![AN2030](/images/no-image3.png)
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
![AN2031](/images/no-image3.png)
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
![AN2032](/images/no-image3.png)
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
![MC14560BCP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC12034AP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MPIC2112P](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC14520BCP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
![MC12026AP](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_tmb.jpg)
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: