MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 545
MC68360VR25VL
Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360VR25VL
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 545 of 962
- Download datasheet (4Mb)
If just one of the TTx or TRx bits is set, the other half of the SCC can operate with another
protocol as programmed in the MODE bits of the GSMR. (This allows loopback modes to
DMA data from one memory location to another while converting the data to a specific serial
format.)
The SCC in transparent mode can work with the TSA or NMSI. The SCC can support
modem lines using the general-purpose I/O pins. The data can be transmitted and received
with MSB or LSB first in each octet.
The SCC in transparent mode consists of separate transmit and receive sections whose
operations are asynchronous with the CPU32+ core and may be either synchronous or
asynchronous with respect to the other SCCs. Each clock can be supplied from the internal
baud rate generator bank, DPLL output, or external pins.
7.10.21.1 TRANSPARENT CONTROLLER FEATURES. The transparent controller con-
tains the following key features:
7.10.21.2 TRANSPARENT CHANNEL FRAME TRANSMISSION PROCESSING. The
transparent transmitter is designed to work with almost no intervention from the CPU32+
core. When this CPU32+ core enables the SCC transmitter in transparent mode, it will start
transmitting idles. The SCC polls the first BD in the transmit channel’s BD table. When there
is a message to transmit, the SCC will fetch the data from memory, load the transmit FIFO,
and wait for transmitter synchronization before starting to transmit the message.
Transmitter synchronization can be achieved using the CTS pin or waiting for the receiver
to achieve synchronization, depending on the TXSY bit in the GSMR. See 7.10.21.4 Achiev-
ing Synchronization in Transparent Mode for more details. Once transmitter synchronization
is achieved, transmission begins.
When a BD’s data has been completely transmitted, the last in message (L) bit is checked.
If the L-bit is set, the SCC writes the message status bits into the BD and clears the R-bit. It
will then start transmitting idles until the next BD is ready. (Even if the next BD is already
ready, some idles will still be transmitted.) The transmitter will only begin transmission again
after it achieves synchronization.
• Flexible Data Buffers
• Automatic SYNC Detection on Receive
• CRCs Can Optionally Be Transmitted and Received
• Reverse Data Mode
• Another Protocol Can Be Performed on the SCC’s Other Half (Transmitter or Receiver)
• MC68302-Compatible Sync Options
—16-Bit Pattern
—8-Bit Pattern
—4-Bit Pattern
—External Sync Pin Support
During Transparent Mode
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
Serial Communication Controllers (SCCs)
Related parts for MC68360VR25VL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: