MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 516
MC68360VR25VL
Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360VR25VL
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 516 of 962
- Download datasheet (4Mb)
Serial Communication Controllers (SCCs)
7.10.18.1 HDLC BUS KEY FEATURES. The HDLC bus controller contains the following
key features:
7.10.18.2 HDLC BUS OPERATION. The following paragraphs detail the operation of the
HDLC bus Controller.
7.10.18.2.1 Accessing the HDLC Bus. HDLC bus ensures an orderly access to the bus
when two or more transmitters attempt to access the bus simultaneously. In such a case,
one transmitter will always be successful in completing its transmission. This procedure
relies upon the use of HDLC flags consisting of the binary pattern 01111110 ($7E) and the
use of the zero bit insertion to prevent flag imitation.
While in the active condition (desiring to transmit), the HDLC bus controller will monitor the
bus through the CTS pin. It counts the number of one bits using the CTS pin, and if a zero
is detected, the internal counter is cleared.
Once 8 consecutive ones have been received, the HDLC bus controller will begin transmis-
sion on the line. While it is transmitting information on the bus, the transmitted data is con-
tinuously compared with the data actually on the bus. The CTS pin is used to sample the
external bus.
Figure 7-56 shows how the CTS pin is used. The CTS sample is taken halfway through the
bit time, using the rising edge of the transmit clock. If the transmitted bit is the same as the
received CTS sample, the HDLC bus controller continues its transmission. If, however, the
received CTS bit is zero, but the transmitted bit was 1, the HDLC controller ceases trans-
mission following that bit and returns to the active condition. Since the HDLC bus uses a
wired-OR scheme, a transmitted zero has priority over a transmitted one.
If the source address is included in the HDLC frame in addition to the destination address,
a predefined priority of nodes will result. In addition, the inclusion of a source address will
allow collisions to be detected no later than the end of the source address.
7-192
• Superset of the HDLC Controller Features
• Automatic HDLC Bus Access
• Automatic Retransmission in Case of a Collision
• May Be Used with the NMSI Mode or a TDM Bus
• Delayed RTS Mode
HDLC bus can be used with many different HDLC-based frame
formats. HDLC bus does not specify the type of HDLC protocol
used.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
NOTE
Related parts for MC68360VR25VL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: