MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 580
MC68360VR25VL
Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360VR25VL
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 580 of 962
- Download datasheet (4Mb)
Serial Communication Controllers (SCCs)
Heartbeat . Some transceivers have a self-test feature called “heartbeat” or “signal quality
error.” To signify a good self-test, the transceiver indicates a collision to the QUICC within
20 clocks after completion of a frame transmitted by the Ethernet controller. This indication
of a collision does not imply a real collision error on the network, but is rather an indication
that the transceiver still seems to be functioning properly. This is called the heartbeat con-
dition.
If the HBC bit is set in the Ethernet mode register and the heartbeat condition is not detected
by the QUICC after a frame transmission, then a heartbeat error occurs. When this error
occurs, the channel closes the buffer, sets the HB bit in the Tx BD, and generates the TXE
interrupt if it is enabled.
7.10.23.16.2 Reception Errors. The following paragraphs describe various types of Ether-
net reception errors.
Overrun Error . The Ethernet controller maintains an internal FIFO for receiving data. If a
receiver FIFO overrun occurs, the channel writes the received data byte to the internal FIFO
over the previously received byte. The previous data byte and the frame status are lost. The
channel closes the buffer, sets the OV bit in the Rx BD, sets RXF in the Ethernet event reg-
ister, and increments the discarded frame counter (DISFC). The receiver then enters the
hunt mode.
Busy Error. A frame was received and discarded due to lack of buffers. The channel sets
BSY in the Ethernet event register and increments the discarded frame counter (DISFC).
Nonoctet Error (Dribbling Bits) . The Ethernet controller can handle up to seven dribbling bits
when the receive frame terminates nonoctet aligned. The Ethernet controller checks the
CRC of the frame on the last octet boundary. If there is a CRC error, then the frame nonoctet
aligned (NO) error is reported, the RXF bit is set, and the alignment error counter (ALEC) is
incremented. If there is no CRC error, then no error is reported.
CRC Error . When a CRC error occurs, the channel closes the buffer, sets the CR bit in the
Rx BD, and sets the RXF bit. The channel also increments the CRC error counter (CRCEC).
After receiving a frame with a CRC error, the receiver enters hunt mode. CRC checking can-
not be disabled, but the CRC error may be ignored if checking is not required.
7.10.23.17 ETHERNET MODE REGISTER (PSMR). The Ethernet mode register is a 16-
bit, memory-mapped, read-write register that controls the SCC operation. The term Ethernet
mode register refers to the PSMR of the SCC when that SCC is configured for Ethernet. This
register is cleared at reset.
7-256
HBC
15
FC
14
RSH
13
The definition of what constitutes a late collision is made in the
LCW bit in the PSMR.
IAM
12
11
Freescale Semiconductor, Inc.
CRC
For More Information On This Product,
10
MC68360 USER’S MANUAL
Go to: www.freescale.com
PRO
9
BRO
NOTE
8
SBT
7
LPB
6
SIP
5
LCW
4
3
NIB
2
1
FDE
0
Related parts for MC68360VR25VL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: