MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 785
MC68360VR25VL
Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360VR25VL
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 785 of 962
- Download datasheet (4Mb)
Applications
9.6.5.6 QUICC I/O PORTS. The functions on QUICC parallel I/O ports A, B, and C may be
used as desired in this application. However, any unused parallel I/O pins should be config-
ured as outputs so they are not left floating. Do not forget to enable the DREQ1 and DACK1
pins on port B.
9.6.6 Active SCSI Terminations
There are multiple devices that provide switchable precision SCSI bus terminations. They
are available in surface mount packages for different bus sizes. By utilizing flexible system
design techniques, enabling or disabling terminations can be accomplished in software or
hardware. Motorola's family of SCSI terminators currently includes the following devices:
For more information, refer to the individual data sheets on each part.
9.6.7 Software Configuration
The following paragraphs discuss a number of key points for a software engineer desiring
to initialize the system. The only items discussed are those that are required to enable the
previously discussed hardware configuration. See 9.1 Minimum System Configuration for
additional information.
9.6.7.1 CONFIGURING IDMA1. In this example, it is assumed that data is transferred from
the 53C90 to 32-bit-wide memory. Therefore, the source size is one byte and the destination
size is long word. The source address should be outside the 53C90 memory space but
should still access the FIFO at $02 ($04001802), and the destination address should be
$A0000000. The number of bytes to be transferred is 4 Mbytes.
9-65
• MCCS142233 (passive, 9 resistor pairs, 220 /330 )
• MCCS142234 (active, 9 bits, 110 )
• MCCS142235/36/37 (active, 18 bits, 110 , different voltages, regulators, and enables)
• MC34268 (SCSI-2 active terminator).
ICCR = $0720. The IDMA ignores the FREEZE signal, IDMA1 has priority over IDMA2
and all interrupt handlers, IDMA1 arbitration ID is 2 while IDMA2 is 0, and the system clock
operates normally within the IDMA.
FCR1 = $89. Source function code is 1000; destination function code is 1001.
SAPR1 = $04001802. Source address.
DAPR1 = $A0000000. Destination address.
BCR1 = $00400000. Byte transfer count.
CSR1 = $FF. Clear any CSR bits that are set.
CMAR1 = $FF. Enable all interrupts.
CMR1 = $8941. The 53C90 uses the control signals during the read portion of the trans-
fer. The IDMA1 uses asynchronous request mode, dual address transfer, single buffer
mode, and external request burst transfer mode. The SAPR and DAPR are incremented
according to source size (byte) and destination size (long word). Setting STR starts the
channel.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
Related parts for MC68360VR25VL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: