MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 550
MC68360VR25VL
Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360VR25VL
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 550 of 962
- Download datasheet (4Mb)
Serial Communication Controllers (SCCs)
CRC_P. For the 16-bit CRC-CCITT, CRC_P should be initialized with $0000FFFF. For the
32-bit CRC-CCITT, CRC_P should be initialized with $FFFFFFFF. For the CRC-16, CRC_P
should be initialized with ones ($0000FFFF) or zeros ($00000000).
CRC_C. For the 16-bit CRC-CCITT, CRC_C should be initialized with $0000F0B8. For the
32-bit CRC-CCITT, CRC_C should be initialized with $DEBB20E3. For the CRC-16 which
is normally used with BISYNC, CRC_C should be initialized with $00000000.
7.10.21.6 TRANSPARENT COMMAND SET. The following transmit and receive com-
mands are issued to the CR.
7.10.21.6.1 Transmit Commands. The following paragraphs describe the transparent
transmit commands.
STOP TRANSMIT Command . After a hardware or software reset and the enabling of the
channel in the SCC mode register, the channel is in the transmit enable mode and starts
polling the first BD in the table every 64 clocks (immediately if the TOD bit in the TODR is
set).
The STOP TRANSMIT command disables the transmission of frames on the transmit chan-
nel. If this command is received by the transparent controller during frame transmission,
transmission of that buffer is aborted after a maximum of 64 additional bits are transmitted,
and the transmit FIFO is flushed. The TBPTR is not advanced, no new BD is accessed, and
no new buffers are transmitted for this channel. The transmitter will send idles.
GRACEFUL STOP TRANSMIT Command . The GRACEFUL STOP TRANSMIT command
is used to stop transmission in an orderly way, rather than abruptly as performed by the reg-
ular STOP TRANSMIT command. It stops transmission after the current frame has com-
pleted transmission, or immediately if there is no frame being transmitted. (A transparent
frame is not complete until a BD with the L-bit set has its associated buffer completely trans-
mitted.) The GRA bit in the SCCE will be set once transmission has stopped. After transmis-
sion ceases, the transmit parameters, including BDs, may be modified. The TBPTR will point
to the next Tx BD in the table. Transmission will begin once the R-bit of the next BD is set
and the RESTART TRANSMIT command is issued.
RESTART TRANSMIT Command . The RESTART TRANSMIT command reenables the
transmission of characters on the transmit channel. This command is expected by the trans-
parent controller after a STOP TRANSMIT command, after a STOP TRANSMIT command
and disabling the channel in its SCC mode register, after a GRACEFUL STOP TRANSMIT
7-226
This value overlaps with the CRC constant (mask) for the HDLC-
based protocols. This overlap is not detrimental since the CRC
constant (mask) is only used for the receiver; thus, only one en-
try is required. Therefore, the user may choose HDLC transmit-
ter with a transparent receiver or a transparent transmitter with
an HDLC receiver.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
NOTE
Related parts for MC68360VR25VL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: