VSC8211XVW Vitesse Semiconductor Corp, VSC8211XVW Datasheet - Page 149

IC PHY 10/100/1000 SGL 117-LBGA

VSC8211XVW

Manufacturer Part Number
VSC8211XVW
Description
IC PHY 10/100/1000 SGL 117-LBGA
Manufacturer
Vitesse Semiconductor Corp
Type
PHY Transceiverr
Datasheets

Specifications of VSC8211XVW

Number Of Drivers/receivers
1/1
Protocol
Gigabit Ethernet
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
117-LBGA
Case
BGA
Dc
07+
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
907-1023

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
5
Part Number:
VSC8211XVW
Manufacturer:
Semtech
Quantity:
3 413
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
648
Part Number:
VSC8211XVW
Manufacturer:
Vitesse Semiconductor Corporation
Quantity:
10 000
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
5 033
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
20 000
1
30.6 TBI Mode Receive Timing
The following specifications are valid when the I/O power supply (VDDIOMAC) is 2.5V or 3.3V, ±5%, per the RGMII v2.0
specification, and the MAC/Media Interface Mode Select bits (see
Register #4,”
VMDS-10105 Revision 4.1
October 2006
The drift rate is the (minimum) time for PMA_RX_CLK to drift from 63.5MHz to 64.5MHz or 60MHz to 59MHz from the PMA_RX_CLK lock value. It is applicable
under all input signal conditions (except during code-group alignment), provided that the receiver clock recovery unit was previously locked to PMA_TX_CLK or to
a valid input signal.
T
PMA_RX_CLK
PMA_RX_CLK1_n
Symbol
PMA_RX_CLK0_n
T
T
T
T
SETUP
T
DRIFT
HOLD
DUTY
t
t
A-B
t
t
R
R
F
F
COM_DET_n
RX[9:0]_n
page 129) have been set to TBI mode.
Min
0.2
7.5
2.5
1.5
0.7
0.7
0.7
0.7
40
Typ
62.5
Figure 42. TBI Receive AC Timing
Table 65. TBI Mode Receive Timing
T
PMA_RX_CLK
Max
8.5
2.4
2.4
60
T
SETUP
T
149 of 165
A-B
code-group
COMMA
section 25.4.8 “Register 23E (17h) - Extended PHY Control
μ s/MHz
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
T
%
SETUP
T
DUTY
T
HOLD
PMA receive clock frequency (PMA_RX_CLK1 and
PMA_RX_CLK0).
PMA_RX_CLK drift rate.
PMA_RX_CLK skew.
Receive data setup time to rising edge of
PMA_RX_CLK.
Receive data hold time to rising edge of
PMA_RX_CLK.
PMA_RX_CLK duty cycle.
Clock rise time (0.8V to 2.0V).
Clock fall time (2.0V to 0.8V).
Data rise time (0.8V to 2.0V).
Data fall time (2.0V to 0.8V).
VALID
DATA
T
Parameter Description & Conditions
HOLD
t
R
t
R
t
1
F
t
F
1.4V
1.4V
Datasheet
2.0V
0.8V
2.0V
0.8V
VSC8211

Related parts for VSC8211XVW