VSC8211XVW Vitesse Semiconductor Corp, VSC8211XVW Datasheet - Page 63

IC PHY 10/100/1000 SGL 117-LBGA

VSC8211XVW

Manufacturer Part Number
VSC8211XVW
Description
IC PHY 10/100/1000 SGL 117-LBGA
Manufacturer
Vitesse Semiconductor Corp
Type
PHY Transceiverr
Datasheets

Specifications of VSC8211XVW

Number Of Drivers/receivers
1/1
Protocol
Gigabit Ethernet
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
117-LBGA
Case
BGA
Dc
07+
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
907-1023

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
5
Part Number:
VSC8211XVW
Manufacturer:
Semtech
Quantity:
3 413
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
648
Part Number:
VSC8211XVW
Manufacturer:
Vitesse Semiconductor Corporation
Quantity:
10 000
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
5 033
Part Number:
VSC8211XVW
Manufacturer:
VITESSE
Quantity:
20 000
17.4 IEEE 802.3af (DTE Power via MDI)
The VSC8211 is fully compatible with switch designs which are intended for use in systems that supply power to the DTE (Data
Terminal Equipment) via the MDI (Media Dependent Interface, or twisted pair cable), as specified by IEEE 802.3af standard
(Clause 33).
VMDS-10105 Revision 4.1
October 2006
3.
4.
5.
6.
The PHY monitors for the special FLP signal looped back by the LP. An LP device capable of receiving in-line power
will loop back the special FLP pulses when it is in a powered-down state. This is reported when MII Register 23E.9:8
= 01. If enabled, an interrupt on the MDINT pin will also be asserted. This can be verified as an in-line power detec-
tion interrupt by reading MII Register 26.9 = 1, which will subsequently be cleared and the interrupt de-asserted after
the read. If an LP device does not loop back the special FLP after a specific time, then MII Register 23E.9:8 = 10.
If the PHY reports that the LP needs in-line power, then the Ethernet switch needs to enable in-line power on this
port external of the PHY.
The PHY automatically disables in-line powered device detection after Event #3 above and now changes to the nor-
mal Auto-negotiation process. A link is then auto-negotiated and established when the link status register is set (MII
Register bit 1.2 = 1).
In a link down event (MII Register bit 1.2 = 0), the in-line power should be disabled to the in-line powered device
external to the PHY. The PHY will disable the normal auto-negotiation process and re-enable in-line powered device
detection mode.
63 of 165
Datasheet
VSC8211

Related parts for VSC8211XVW