PI7C8140AMAE Pericom Semiconductor, PI7C8140AMAE Datasheet - Page 13

• Manufacturer Part Number: PI7C8140AMAE
• Description: IC PCI-PCI BRIDGE 2PORT 128-QFP
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8140AMAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 128-QFP
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3 V to 3.6 V
• Supply Current (max): 230 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

07-0067
Name
S_PAR
S_FRAME#
S_IRDY#
S_TRDY#
S_DEVSEL#
S_STOP#
S_PERR#
S_SERR#
S_REQ#[3:0]
S_GNT#[3:0]
S_RST#
Pin Number
67
74
73
72
69
68
105
71
70
99, 98, 97, 96
104, 103, 101, 100
Type
STS
STS
STS
STS
STS
STS
TS
TS
Page 13 of 82
O
I
I
Description
Secondary Parity: Parity is even across S_AD[31:0],
S_CBE#[3:0], and S_PAR (i.e. an even number of 1’s). S_PAR
is an input and is valid and stable one cycle after the address
phase (indicated by assertion of S_FRAME#) for address parity.
For write data phases, S_PAR is an input and is valid one clock
after S_IRDY# is asserted. For read data phase, S_PAR is an
output and is valid one clock after S_TRDY# is asserted. Signal
S_PAR is tri-stated one cycle after the S_AD lines are tri-stated.
During bus idle, PI7C8140A drives S_PAR to a valid logic level
when the internal grant is asserted.
Secondary FRAME (Active LOW): Driven by the initiator of a
transaction to indicate the beginning and duration of an access.
The de-assertion of S_FRAME# indicates the final data phase
requested by the initiator. Before being tri-stated, it is driven to
a de-asserted state for one cycle.
Secondary IRDY (Active LOW): Driven by the initiator of a
transaction to indicate its ability to complete current data phase
on the secondary side. Once asserted in a data phase, it is not de-
asserted until the end of the data phase. Before tri-stated, it is
driven to a de-asserted state for one cycle.
Secondary TRDY (Active LOW): Driven by the target of a
transaction to indicate its ability to complete current data phase
on the secondary side. Once asserted in a data phase, it is not de-
asserted until the end of the data phase. Before tri-stated, it is
driven to a de-asserted state for one cycle.
Secondary Device Select (Active LOW): Asserted by the target
indicating that the device is accepting the transaction. As a
master, PI7C8140A waits for the assertion of this signal within 5
cycles of S_FRAME# assertion; otherwise, terminate with
master abort. Before tri-stated, it is driven to a de-asserted state
for one cycle.
Secondary STOP (Active LOW): Asserted by the target
indicating that the target is requesting the initiator to stop the
current transaction. Before tri-stated, it is driven to a de-asserted
state for one cycle.
Secondary Parity Error (Active LOW): Asserted when a data
parity error is detected for data received on the secondary
interface. Before being tri-stated, it is driven to a de-asserted
state for one cycle.
Secondary System Error (Active LOW): Can be driven LOW
by any device to indicate a system error condition.
Secondary Request (Active LOW): This is asserted by an
external device to indicate that it wants to start a transaction on
the secondary bus. The input is externally pulled up through a
resistor to VDD.
Secondary Grant (Active LOW): PI7C8140A asserts these
pins to allow external masters to access the secondary bus.
PI7C8140A de-asserts these pins for at least 2 PCI clock cycles
before asserting it again. During idle and S_GNT# deasserted,
PI7C8140A will drive S_AD, S_CBE, and S_PAR.
Secondary RESET (Active LOW): Asserted when any of the
following conditions are met:
1.
2.
When asserted, all control signals are tri-stated and zeroes are
driven on S_AD, S_CBE, and S_PAR.
Signal P_RESET# is asserted.
Secondary reset bit in bridge control register in
configuration space is set.
2-PORT PCI-TO-PCI BRIDGE
March 20, 2007 – Revision 1.01
PI7C8140A