PI7C8140AMAE Pericom Semiconductor, PI7C8140AMAE Datasheet - Page 52

• Manufacturer Part Number: PI7C8140AMAE
• Description: IC PCI-PCI BRIDGE 2PORT 128-QFP
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8140AMAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 128-QFP
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3 V to 3.6 V
• Supply Current (max): 230 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

07-0067
7.2
7.3
8
SECONDARY CLOCK OUTPUTS
The bridge has 4 secondary clock outputs, S_CLKOUT[3:0] that can be used as clock inputs for up to
four external secondary bus devices. The S_CLKOUT[3:0] outputs are derived from P_CLK. The
secondary clock edges are delayed from P_CLK edges by a minimum of 0ns.
PCI CLOCKRUN
The bridge supports the PCI clock run protocol defined in the PCI Mobile Design Guide 1.0.
P_CLKRUN# is set HIGH when the system's central resource initiates to stop the primary clock
(P_CLK). The bridge will then signal that it allows the PCI clock to be stopped by keeping
P_CLKRUN# HIGH, or it will initiate P_CLK to remain running by driving P_CLKRUN# LOW for 2
clocks. After the 2 clocks have elapsed, the system’s central resource will keep P_CLKRUN# LOW.
There are 3 conditions where the bridge will keep the primary clock running:
The secondary clock run protocol is enabled by bit [25] offset 6Ch. The primary is responsible for the
initiation of stopping or slowing down the secondary clock. The exception to this is if bit[28] offset
6Ch is set to 1. In this situation, the secondary clock will be stopped when the bus is idle and there are
no other cycles from the primary bus.
COMPACT PCI HOT SWAP
Compact PCI (cPCI) Hot Swap (PICMG 2.1, R1.0) defines a process for installing and removing PCI
boards form a Compact PCI system without powering down the system. The PI7C8140A is Hot Swap
Friendly silicon that supports all the cPCI Hot Swap Capable features and adds support for Software
Connection Control. Being Hot Swap Friendly, the bridge supports the following:
The bridge provides two pins to support hot swap: ENUM# and LOO. The ENUM# output indicates to
the system that an insertion event occurred or that an extraction is about to occur. The LOO output
lights an LED to signal insertion- and removal-ready status.
Bit [26] offset 6Ch is set to 1
There is a pending transaction running through the bridge
A secondary device requires the clock
Compliance with PCI Specification 2.2
Tolerates V
Asynchronous Reset
Tolerates Precharge Voltage
I/O Buffers Meet Modified V/I Requirements
Limited I/O Pin Leakage at Precharge Voltage
CC
from Early Power
Page 52 of 82
2-PORT PCI-TO-PCI BRIDGE
March 20, 2007 – Revision 1.01
PI7C8140A