MA180023 Microchip Technology, MA180023 Datasheet - Page 313

MODULE PLUG-IN PIC18F46J11 PIM

MA180023

Manufacturer Part Number
MA180023
Description
MODULE PLUG-IN PIC18F46J11 PIM
Manufacturer
Microchip Technology
Series
PIC®r
Datasheet

Specifications of MA180023

Accessory Type
Plug-In Module (PIM) - PIC18F46J11
Tool / Board Applications
General Purpose MCU, MPU, DSP, DSC
Mcu Supported Families
PIC18
Supported Devices
Stand-alone Or W/ HPC(DM183022) Or PIC18(DM183032)
Silicon Manufacturer
Microchip
Core Architecture
PIC
Core Sub-architecture
PIC18
Silicon Core Number
PIC18F
Silicon Family Name
PIC18FxxJxx
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
HPC Explorer Board (DM183022) or PIC18 Explorer Board (DM183032)
For Use With
DM183032 - BOARD EXPLORER PICDEM PIC18DM183022 - BOARD DEMO PIC18FXX22 64/80TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MA180023
Manufacturer:
Microchip Technology
Quantity:
135
18.5.12
An Acknowledge sequence is enabled by setting the
Acknowledge
(SSPxCON2<4>). When this bit is set, the SCLx pin is
pulled low and the contents of the Acknowledge data bit
are presented on the SDAx pin. If the user wishes to
generate an Acknowledge, then the ACKDT bit should
be cleared. If not, the user should set the ACKDT bit
before starting an Acknowledge sequence. The BRG
then counts for one rollover period (T
pin is deasserted (pulled high). When the SCLx pin is
sampled high (clock arbitration), the BRG counts for
T
ACKEN bit is automatically cleared, the BRG is turned
off and the MSSP module then goes into an inactive
state (Figure 18-25).
18.5.12.1
If the user writes the SSPxBUF when an Acknowledge
sequence is in progress, then WCOL is set and the
contents of the buffer are unchanged (the write does
not occur).
FIGURE 18-25:
FIGURE 18-26:
© 2009 Microchip Technology Inc.
BRG
Note:
Note:
; the SCLx pin is then pulled low. Following this, the
ACKNOWLEDGE SEQUENCE
TIMING
WCOL Status Flag
SCLx
SDAx
T
T
BRG
BRG
Sequence
Write to SSPxCON2,
SSPxIF
= one Baud Rate Generator period.
SDAx
SCLx
= one Baud Rate Generator period.
Falling edge of
9th clock
ACKNOWLEDGE SEQUENCE WAVEFORM
STOP CONDITION RECEIVE OR TRANSMIT MODE
Acknowledge sequence starts here,
ACK
SSPxIF set at
the end of receive
set PEN
Enable
ACKEN = 1, ACKDT = 0
write to SSPxCON2,
BRG
T
) and the SCLx
T
bit,
BRG
BRG
SDAx asserted low before rising edge of clock
to set up Stop condition
8
D0
ACKEN
T
SCLx brought high after T
BRG
Cleared in
software
P
T
BRG
SCLx = 1 for T
after SDAx sampled high. P bit (SSPxSTAT<4>) is set
T
BRG
PIC18F46J11 FAMILY
ACK
18.5.13
A Stop bit is asserted on the SDAx pin at the end of a
receive/transmit by setting the Stop Sequence Enable
bit, PEN (SSPxCON2<2>). At the end of a
receive/transmit, the SCLx line is held low after the
falling edge of the ninth clock. When the PEN bit is set,
the master will assert the SDAx line low. When the
SDAx line is sampled low, the BRG is reloaded and
counts down to 0. When the BRG times out, the SCLx
pin will be brought high and one Baud Rate Generator
rollover count (T
serted. When the SDAx pin is sampled high while SCLx
is high, the Stop bit (SSPxSTAT<4>) is set. A T
later, the PEN bit is cleared and the SSPxIF bit is set
(Figure 18-26).
18.5.13.1
If the user writes the SSPxBUF when a Stop sequence
is in progress, then the WCOL bit is set and the
contents of the buffer are unchanged (the write does
not occur).
T
PEN bit (SSPxCON2<2>) is cleared by
BRG
hardware and the SSPxIF bit is set
9
BRG
SSPxIF set at the end
of Acknowledge sequence
BRG
, followed by SDAx = 1 for T
STOP CONDITION TIMING
WCOL Status Flag
ACKEN automatically cleared
BRG
) later, the SDAx pin will be deas-
Cleared in
software
BRG
DS39932C-page 313
BRG

Related parts for MA180023