EP9302-CQZ Cirrus Logic Inc, EP9302-CQZ Datasheet - Page 262

• Manufacturer Part Number: EP9302-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9302-CQZ

• Program Memory Type: ROMless
• Package / Case: 208-LQFP
• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 19
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• Data Ram Size: 16 bit
• Interface Type: USB, USART, SPI
• Maximum Clock Frequency: 200 MHz
• Number Of Programmable I/os: 37
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9302A-Z
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 200MHz
• No. Of Timers: 4
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1132 - KIT DEVELOPMENT EP9302 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1137

7
HSigStrtStop
7-80
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
31
15
Bit Descriptions:
Address: 0x8003_020C
Default: 0x0000_0000
Definition: Horizontal Signature Bounds Start/Stop register
Bit Descriptions:
30
14
RSVD
RSVD
29
13
28
12
RSVD:
STOP:
STRT:
RSVD:
STOP:
STRT:
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Reserved - Unknown during read
Stop - Read/Write
The STOP value is the value of the Vertical down counter
at which the VSIGEN signal becomes inactive (stops).This
indicates the end of the signature calculation for the
Vertical frame. VSIGEN is an internal block signal. The
SIG_ENABLE control to the video signature analyzer is
enabled by the logical AND of VSIGEN and HSIGEN.
Start - Read/Write
The STRT value is the value of the Vertical down counter
at which the VSIGEN signal becomes active (starts).This
indicates the start of the signature calculation for the
Vertical frame. VSIGEN is an internal block signal. The
SIG_ENABLE control to the video signature analyzer is
enabled by the logical AND of VSIGEN and HSIGEN.
Reserved - Unknown during read
Stop - Read/Write
The STOP value is the value of the horizontal down
counter at which the HSIGEN signal becomes inactive
(stops). This indicates the end of the signature calculation
for a horizontal line. HSIGEN is an internal block signal.
The SIG_ENABLE control to the video signature analyzer
is enabled by the logical AND of VSIGEN and HSIGEN.
Start - Read/Write
24
8
23
7
22
6
STOP
STRT
21
5
20
4
19
3
18
2
17
1
DS785UM1
16
0